Changes between Version 5 and Version 6 of InterconnexionNetworks


Ignore:
Timestamp:
Jul 2, 2009, 5:45:18 PM (15 years ago)
Author:
alain
Comment:

--

Legend:

Unmodified
Added
Removed
Modified
  • InterconnexionNetworks

    v5 v6  
    8686A single flit VCI Read Command packet (including the LL packets) is translated to a 2 flits DSPIN Read Command packet :
    8787
    88 Flit 0 : ||0||----------ADDRESS(4----------------------||0||
     88Flit 0 :
     89||0||----------ADDRESS(4----------------------||0||
    8990
    90 Flit 1 : ||1||SRCID||CMD||CST||PLEN||TRDID||reserved||
     91Flit 1 :
     92||1||SRCID||CMD||CST||PLEN||TRDID||reserved||
    9193
    9294==== 3.1.2      DSPIN write Command packet format  ====
    9395
    9496A N flits VCI Write Command packet (including SC packets) is translated to a N+2 flits DSPIN Write Command packet :
    95 
    9697
    9798==== 3.1.3      DSPIN Broadcast Command packet format ====
     
    100101The X_ID and Y_ID fields are the source cluster coordinates. The XMIN,XMAX, YMIN, YMAX fields can be used by the network to limit the broadcast.
    101102
    102 6.3.1.4 DSPIN Read Response packet format
     103==== 3.1.4      DSPIN Read Response packet format ====
     104
    103105A N flits VCI Read Response packet is translated to a N+1 flits DSPIN Read Response packet :
    104106
     107==== 3.1.5      DSPIN Write response packet format ====
    105108
    106 
    107 
    108 
    109 
    110 
    111 
    112 
    113 6.3.1.5 DSPIN Write response packet format
    114109A single flit VCI Write Response packet is translated to a single flit DSPIN Write Response packet.
    115110
     
    119114
    120115
    121 6.3.2   Address space organisation
    122 6.4     External Network
     116=== 3.2  Address space organisation ===
     117
     118== 4.  External Network ==
    123119
    124120This network has a specific topology, as the communication scheme is very peculiar: All PUT/GET transactions are from N initiators (one initiator per cluster) to one single target (the external RAM controller).