

CTL-property transformations along an incremental design process

Cécile Braunstein - Emmanuelle Encrenaz

LIP6 - ASIM


Université Pierre et Marie Curie, CNRS UMR 7606

Paris, France



Context


- Incremental strategy : **successive additions of new behaviours**
 - Observation of hardware designers (pipeline flow)
 - Specification by CTL formulae and symbolic model checking



- ACTL Property preservation $W_{i+1} \rightarrow W_i$ (Grumberg and Long 1991)
- ECTL Property preservation $W_i \rightarrow W_{i+1}$ (Loiseaux and Graf 1995)
- Complementary to Refinement strategy (B-Method Abrial)
- Differs to Feature integration (M. C. Plath and M. D. Ryan, D. Méry and D. Cansell)

Increment Definition

- Increment INC is a set of new events
 - Each event has quiet values and active values (val_qt, val_act)
 - No new initial state
 - No behaviour overriding



- ➡ W_{i+1} simulates W_i
- ➡ $K(W_{i+1})$ simulates $K(W_i)$ (Kripke structure)
- ➡ $K(W_{i+1})$ includes $K(W_i)$ with the state that were in $K(W_i)$ tagged with the quiet value

CTL-property transformations


- Goal : Let be φ such that $W_{i,s_0} \models \varphi$, what is φ' such that :
 $K(W_i), s_0 \models \varphi \Leftrightarrow K(W_{i+1}), s_0' \models \varphi'$ with $K(W_{i+1})$ obtained by increment from $K(W_i)$
- Principle : Reduction of the computational tree explored

Example : transformation of AFp

$K(W_i) \models \text{AFp}$

INC : j, quiet value = 0, active value = 1

$K(W_{i+1}) \models \text{AF}(p \text{ or } j)$



Results and Concluding remarks

- ◆ Transformation rules
 - All CTL operators are transformable (bi-implication)
 - All CTL formulae are transformable by recursively applying the transformation
 - The transformed CTL formulae have the same complexity as the initial ones
- ◆ Application to a concrete component design (VCI-PI protocol converter)
 - System with 330-450 boolean variables
 - Transformations applying on 80 properties automatically
 - The transformed properties do not increase significantly the time of verification
- ◆ Further studies :
 - Taking advantage of the increment graph structure
 - The opposite analysis
 - Assume-Guarantee verification process

Transformations rules

$$\Phi = p \quad \Leftrightarrow \quad \Phi' = p$$

$$\Phi = \text{not } f \quad \Leftrightarrow \quad \Phi' = \text{not } f'$$

$$\Phi = EXf \quad \Leftrightarrow \quad \Phi' = (e = \text{val_qt}) \Rightarrow EXf'$$

$$\Phi = E F f \quad \Leftrightarrow \quad \Phi' = E((e = \text{val_qt}) \cup f')$$

$$\Phi = EGf \quad \Leftrightarrow \quad \Phi' = EG((e = \text{val_qt}) \text{ and } f')$$

$$\Phi = E f \cup g \quad \Leftrightarrow \quad \Phi' = E(((e = \text{val_qt}) \text{ and } f') \cup g')$$

$$\Phi = AXf \quad \Leftrightarrow \quad \Phi' = (e = \text{val_qt}) \Rightarrow AXf'$$


$$\Phi = AFf \quad \Leftrightarrow \quad \Phi' = AF((e \neq \text{val_qt}) \text{ or } f')$$

$$\Phi = A f \cup g \quad \Leftrightarrow \quad \Phi' = A(((e = \text{val_qt}) \text{ and } f') \cup (e \neq \text{val_qt}) \text{ or } g')$$


$$\Phi = AGf \quad \Leftrightarrow \quad \Phi' = A(((e = \text{val_qt}) \text{ and } f') \text{ W } (e \neq \text{val_qt}))$$

$$\Phi = A f \text{ W } g \quad \Leftrightarrow \quad \Phi' = A(f' \text{ W } (g' \text{ or } (e \neq \text{val_qt})))$$

Transformation of a Moore machine into a Kripke structure




Moore Machine



Kripke Structure

VCI-PI Wrapper interface



Wrappers Hierarchy

Type of event considered	Initiator is always ready	Initiator may impose wait states
Target is always ready pi_rsp = RDY	<p>A</p> <p>cmd_ack = 1 ; cmd_val = 1 rsp_val = 1 ; rsp_ack = 1</p>	<p>A'</p> <p>cmd_ack = 1 ; cmd_val = {0,1} rsp_val = 1 ; rsp_ack = {0,1}</p>
Target may impose wait states pi_rsp = {RDY, WAIT}	<p>B</p> <p>cmd_ack = {0,1} ; cmd_val = 1 rsp_val = {0,1} ; rsp_ack = 1</p>	<p>B'</p> <p>cmd_ack = {0,1} ; cmd_val = {0,1} rsp_val = {0,1} ; rsp_ack = {0,1}</p>
Target may impose retract pi_rsp = {RDY, WAIT, RTR}	<p>C</p> <p>cmd_ack = {0,1} ; cmd_val = 1 rsp_val = {0,1} ; rsp_ack = 1</p>	<p>C'</p> <p>cmd_ack = {0,1} ; cmd_val = {0,1} rsp_val = {0,1} ; rsp_ack = {0,1}</p>


: Increment




VCI-PI Wrappers Datapath (C)

PI-Bus interface

VCI interface



VCI-PI Wrappers FSM (B')



VCI-PI Wrappers FSM(A and B)

