

CTL-Property Transformations Along an Incremental Design Process

Particularization to a Pipeline Flow Architecture

Cécile Braunstein and Emmanuelle Encrenaz

University of Paris 6 (UPMC)

Computer science Laboratory (LIP6)

Embedded system on-chip department (ASIM)


Outline

- ❑ The incremental design process
- ❑ CTL-property transformation
- ❑ Pipeline flow particularization
- ❑ Case study : VCI-PI protocol converter

Context

A design framework inspired by hardware designers :

- Successive additions of new behaviours
- Conservation of the existing behaviors



In a general case :

- ❑ ACTL Property **preservation** $C_{i+1} \Rightarrow C_i$ (Grumberg/Long 91)
- ❑ ECTL Property **preservation** $C_i \Rightarrow C_{i+1}$ (Loiseau and al. 95)

Incremental design :


- ❑ CTL Property **transformation** $C_i \Leftrightarrow C_{i+1}$ (Braunstein/Encrenaz 04)

From Moore Machine to Kripke Structure


Moore Machine

The value of the registers defines the **State**.


The output is a function of state only.



Complete deterministic and synchronous automaton




Kripke Structure



Increment Definition

- Increment INC is a set of new events at the interface
 - Each event has **quiet** values and **active** values
 - No new initial state, No behaviour overriding
 - C_{i+1} simulates C_i



CTL-property transformations

Goal : Let be φ such that $C_i, s_0 \models \varphi$, what is φ' such that :

$$K(C_i), s_0 \models \varphi \Leftrightarrow K(C_{i+1}), s'_0 \models \varphi'$$

Principle : Reduction of the computational tree explored.

Example :


$$K(C_i) \models AFp$$

Increment : j

Quiet value : 0

Active value : 1


$$K(C_{i+1}) \models AF(p \vee j)$$



Results

- ❑ Transformation rules [accepted in STTT 2005]
 - All CTL operators are transformable (equivalence)
 - All CTL formulae are transformable
 - Transformed CTL formulae have same complexity as the initial ones
- ❑ Application to a concrete component design (VCI-PI protocol converter)
- ❑ Proves the non-regression of the specification by construction
- ❑ **But we do not take into account the added behaviours !**
 - More assumptions about the design and the increments extend our results

Pipeline Architecture




Control Part modeling

- Moore Machine : ($\#stage = n$)

State : $(x_0 \dots x_n)$; Transition : how the pipeline fills

- Basic case : **optimal flow**


No event disturbs the pipeline flow



Stall Increment


Event $stall_k = \langle stall_k_act, stall_k_qt \rangle$ occurred at stage k

- All stages $i \leq k$ are stalled (stuttering progression of Prefi x)
- Stage $k + 1$ executes an empty operation
- All stages $> k$ progress (normal progression of Suffi x)




Stall Increment - Example

C_i




C_{i+1}



Kill increment

Event $kill_k = \langle kill_{k_act}, kill_{k_qt} \rangle$ occurred at stage k

- Treatment at stage k is destroyed
- The pipeline flow is not disrupted



Consequence on CTL Specification

Machine obtained by stall increments :

- ❑ Weak bisimulation of the prefix of states
- ❑ Stuttering progression of the prefix of states
- ❑ Normal progression of the suffix of states
 - Preservation of CTL\X formulae related to the outer part
 - Preservation of CTL\X formulae with one stage at a time
 - Transformation of CTL\X formulae with multiple stages

Machine obtained by kill increments :

- Transformation of some CTL formulae related to the outer part

VCI-PI wrapper

- ❑ Virtual Component Interface design (VCI)
 - Standard communication protocol (OCB/VSIA 99)
 - General interface to connect system on-chip
 - Initiator/Target connections unidirectional
 - All requests from the initiator have to be acknowledged
- ❑ Peripheral interconnect Bus (PI-bus)
 - On-chip bus (ESPRIT OMI 1995)
 - Speed processor/memory bus
 - Pipeline behaviour


Incremental Design of VCI-PI Wrapper

3-stages pipeline

(stage 1) Accepting VCI request k .

(stage 2) Sending PI request ($k - 1^{th}$ VCI request).

(stage 3) Accepting PI response ($k - 2^{th}$ VCI request).




A set of 8 VCI-PI Wrapper

Type of event considered	Initiator is always <i>ready</i> reset = {0} cmd_val={1}; rsp_ack={1}	Initiator may impose <i>wait states</i> reset = {0} cmd_val={0,1}; rsp_ack = {0,1}	Initiator may reset reset = {0,1} cmd_val={0,1}; rsp_ack = {0,1}
Target is always <i>ready</i> pi_rsp={RDY}	A	A'	A''
Target may impose <i>wait states</i> pi_rsp={RDY, WAIT}	B	B'	B''
Target may impose <i>retract</i> pi_rsp={RDY, WAIT, RTR}	C	C'	C''

80 CTL properties specify **B** (local and global)

By construction, they are part of the specification for others wrappers

VCI-PI Wrapper C'



Conclusion

- ❑ Formalization of a framework to design component that insures non-regression
- ❑ Specification automatically derived from a simpler component
- ❑ Definition of a class of increments related to pipeline flow
- ❑ Used in the design of VCI-PI and VCI-AMBA protocol converters (Ossima Kéba 2002)
- ❑ Applicable for the design of systems with pipeline architecture

Transformations rules

$\Phi = p$	$\Leftrightarrow \Phi' = p$
$\Phi = \text{not } f$	$\Leftrightarrow \Phi' = \text{not } f'$
$\Phi = EXf$	$\Leftrightarrow \Phi' = e_qt \text{ and } EXf'$
$\Phi = EFf$	$\Leftrightarrow \Phi' = E(e_qt \cup f')$
$\Phi = EGf$	$\Leftrightarrow \Phi' = EG(e_qt \text{ and } f')$
$\Phi = Ef \cup g$	$\Leftrightarrow \Phi' = E((e_qt \text{ and } f') \cup g')$
$\Phi = Ef \text{ W } g$	$\Leftrightarrow \Phi' = E((e_qt \text{ and } f') \text{ W } g')$
$\Phi = AXf$	$\Leftrightarrow \Phi' = e_qt \Rightarrow AXf'$
$\Phi = AFf$	$\Leftrightarrow \Phi' = AF(e_act \text{ or } f')$
$\Phi = Af \cup g$	$\Leftrightarrow \Phi' = A(f' \cup ((e_act \text{ and } f') \text{ or } g'))$
$\Phi = AGf$	$\Leftrightarrow \Phi' = A(f' \text{ W } (e_act \text{ and } f'))$
$\Phi = Af \text{ W } g$	$\Leftrightarrow \Phi' = A(f' \text{ W } ((e_act \text{ and } f') \text{ or } g'))$