CIRF Circuit Intégré Radio Fréquence

Low Noise Amplifier

Hassan Aboushady Université Paris VI

Multidisciplinarity of radio design





- M. Perrott, "High Speed Communication Circuits and Systems", M.I.T.OpenCourseWare, http://ocw.mit.edu/, Massachusetts Institute of Technology, 2005.
- D. Leenaerts, J. van der Tang, and C. Vaucher, "Circuit design for RF transceivers", Kluwer academic publishers, 2001.

LNA : 1st block of an RF Receiver



 $cos(2\pi f_{LO2}t)$

LNA Requirements: Noise



Noise Figure : NF

 $NF = 10 \log_{10}(F)$



Friis Equation :

$$F = 1 + (F_1 - 1) + \frac{(F_2 - 1)}{G_1} + \frac{(F_3 - 1)}{G_1 G_2} + \dots + \frac{(F_n - 1)}{G_1 G_2 \dots G_{n-1}}$$

LNA Requirements to reduce the RF receiver overall Noise Factor:

- Low Noise Factor, F₁
- High Gain, G₁

LNA Requirements: Linearity



LNA Requirements to improve the RF receiver overall linearity:

- High A_{IP3,1}
- Low α_1

What Happens At The Load Location?

 Voltage and currents at load are ratioed according to the load impedance



Relate to Characteristic Impedance

From previous slide

$$\frac{V_i + V_r}{I_i - I_r} = \frac{V_i}{I_i} \left(\frac{1 + V_r / V_i}{1 - I_r / I_i} \right) = Z_L$$

 Voltage and current ratio in transmission line set by it characteristic impedance

$$\frac{V_i}{I_i} = \frac{V_r}{I_r} = Z_o \quad \Rightarrow \quad \frac{I_r}{I_i} = \frac{V_r}{V_i}$$

Substituting:

$$Z_o\left(\frac{1+V_r/V_i}{1-V_r/V_i}\right) = Z_L$$

Define Reflection Coefficient

Definition:
$$\Gamma_L = \frac{V_r}{V_i}$$

- No reflection if $\Gamma_L = 0$

Relation to load and characteristic impedances

$$Z_o\left(\frac{1+\Gamma_L}{1-\Gamma_L}\right) = Z_L$$

Alternate expression

$$\Gamma_L = \frac{Z_L - Z_o}{Z_L + Z_o}$$

No reflection if Z_L = Z_o

Parameterization of High Speed Circuits/Passives

- Circuits or passive structures are often connected to transmission lines at high frequencies
 - How do you describe their behavior?



Calculate Response to Input Voltage Sources

 Assume source impedances match their respective transmission lines



Calculate Response to Input Voltage Sources

- Sources create incident waves on their respective transmission line
- Circuit/passive network causes
 - Reflections on same transmission line
 - Feedthrough to other transmission line



Calculate Response to Input Voltage Sources

- Reflections on same transmission line are parameterized by Γ_L
 - Note that \(\Gamma_L\) is generally different on each side of the circuit/passive network



H.-S. Lee & M.H. Perrott

MIT OCW

S-Parameters – Definition

Model circuit/passive network using 2-port techniques

Similar idea to Thevenin/Norton modeling



Defining equations:

$$\frac{V_{r1}}{\sqrt{Z_1}} = S_{11} \frac{V_{i1}}{\sqrt{Z_1}} + S_{12} \frac{V_{i2}}{\sqrt{Z_2}}$$
$$\frac{V_{r2}}{\sqrt{Z_2}} = S_{21} \frac{V_{i1}}{\sqrt{Z_1}} + S_{22} \frac{V_{i2}}{\sqrt{Z_2}}$$

H.-S. Lee & M.H. Perrott

MIT OCW

S-Parameters – Calculation/Measurement



H.-S. Lee & M.H. Perrott

MIT OCW

Block Diagram of S-Parameter 2-Port Model



- Key issue two-port is parameterized with respect to the left and right side load impedances (Z₁ and Z₂)
 - Need to recalculate S₁₁, S₂₁, etc. if Z₁ or Z₂ changes
 - Typical assumption is that Z₁ = Z₂ = 50 Ohms

Common Source Amplifier



- Parasitic capacitance *Cgd* between input and output nodes.
- Low Gain
- Complex Load Impedance

$$(Z_{out} = R_{out} \| r_0 \| \frac{1}{j \omega C_{par}})$$

D. Haghighitalab, M. Vasilevski & H. Aboushady

Common Source Cascode with Inductive Load



D. Haghighitalab, M. Vasilevski & H. Aboushady

Biasing



- The current in M1 is fixed by Rref and the ratio (W1/L1)/(W3/L3).
- R is to increase the impedance seen by the input signal.

¹⁹ University of Paris VI

Matching Input Impedance



- Lg compensates the complex impedance due to Cgs1.
- Ldeg adjusts the real part of the input impedance to 50 $\boldsymbol{\Omega}$.

Ldeg and Lg (1)



D. Haghighitalab, M. Vasilevski & H. Aboushady

Ldeg and Lg (2)



D. Haghighitalab, M. Vasilevski & H. Aboushady

Ldeg and Lg (2)



NF of a MOS Transistor



D. Haghighitalab, M. Vasilevski & H. Aboushady

$$F = \frac{SNR_i}{SNR_o} = \frac{S_i / N_{i(source)}}{S_o / N_{o(total)}} = \frac{S_i / N_{i(source)}}{(S_i \cdot G) / N_{o(total)}} = \frac{N_{o(total)}}{G \cdot N_{i(source)}}$$
$$N_{o(total)} = N_{o(source)} + N_{o(added)}$$

$$\Rightarrow F = \frac{N_{o(total)}}{N_{o(source)}} = \frac{N_{o(source)} + N_{o(added)}}{N_{o(source)}} = 1 + \frac{N_{o(added)}}{N_{o(source)}}$$

No(added) : Output Reffered Noise due to the LNA.
No(source): Output Reffered Noise due to the source.









D. Haghighitalab, M. Vasilevski & H. Aboushady



$$\left|H_{d}(s)\right| = \frac{\left|I_{out}(s)\right|}{\left|I_{in}(s)\right|}$$

D. Haghighitalab, M. Vasilevski & H. Aboushady

30 University of Paris VI

Characterization



D. Haghighitalab, M. Vasilevski & H. Aboushady

Characterization Example



D. Haghighitalab, M. Vasilevski & H. Aboushady

Automatic Characterization Procedure



D. Haghighitalab, M. Vasilevski & H. Aboushady



D. Haghighitalab, M. Vasilevski & H. Aboushady

CAIRO+

Circuit Design Parameters	Transist Size And Bia	tors' Sm s Pa Ising	all Signal rameters	Linea Perfo	ar Circuit ormance
Temp	W ₁		g _{m,1}		A _{d0}
V _{IN,i}	V_{gs1}		g ds,1		F _T
V _{OUT,i}	\rightarrow V _{ds1}	\rightarrow	C _{gs,1}	\rightarrow	ф _т
V _{eg,i}			g _{m,n}	—	
I _{B,i}	W _n		i_d^2		
L _i			$\overline{i_g^2}$?		
⊢	Sizing	Small Signal	- → Pe	rformance Aodeling	▶

[Ramy ISKANDER "*Knowledge-aware synthesis for analog integrated circuit design and reuse*" Ph.D. Thesis UPMC,LIP6 2008]











40 University of Paris VI











45 University of Paris VI



- Introduction
- Les paramètres de conception
- Circuit proposé
- Méthode de conception
- Caractérisation automatique
- Conception automatique
- Exemple de conception

Design Example I: A 2.4GHz LNA in 130 nm CMOS



Résultats de la procédure proposée

	W (um)	L (um)	Vgs (V)	Vds (V)	Ids(mA
<i>M1</i>	48.96	0.13	0.6	0.6	3.3122
M2	48.96	0.13	0.6	0.6	3.3122
М3	5.08	0.13	0.6	0.6	0.33122

R= 100 K Ω , Rref = 1.811 K Ω , Ldeg = 0.3709 nH , Lg = 48.65 nH , Lout = $\frac{3}{2}$ nH

D. Haghighitalab, M. Vasilevski & H. Aboushady

Estimated and Simulated Input Impedance



D. Haghighitalab, M. Vasilevski & H. Aboushady

49 University of Paris VI

Estimated and Simulated Gain and NF



D. Haghighitalab, M. Vasilevski & H. Aboushady

Simulated S Parameters



51 University of Paris VI

D. Haghighitalab, M. Vasilevski & H. Aboushady

Simulated IIP3



D. Haghighitalab, M. Vasilevski & H. Aboushady

52 University of Paris VI

Comparison with state of the art

$$FOM = 10\log(100(\frac{|S_{21}|_{(lineaire)}f_0^2}{(F-1)P_{dc(mW)}}))$$

[Chandrasekhar 2002]

	Techno.	NF	IIP3	Gain	S ₁₁	S_{21}	P_{in}	V_{dd}	I_{ds}	f_0	FOM
	(um)	(dB)	(dBm)	(dB)	(dB)	(dB)	(mW)	(V)	(mA)	(Hz)	
[1]	0.25	1.7	1.5	15	-	15	12	2.5	5	2G	205.92
[2] *	0.35	0.43	-2.87	19.8	-18	16	20	-	-	2.4G	212.42
[3]	0.18	0.77	-12.2	21.6	-17.7	-	11.2	1.8	-	2.4G	215.03
[4]	0.35	1.52	-4.3	20.2	-10.3	-	12.5	-	-	2.4G	210.51
[5]	0.25	2.5	0.5	14.7	-19.5	14.7	1.97	2	-	2.4G	213.09
[6]	0.13	0.76	-2.5	12	-6.5	12	4.2	1.2	3.5	2.14G	213.56
This work*	0.13	0.72	-0.44	19.04	-24.24	17.02	3.8	1.2	3.16	2.4G	217.75

(*) résultats de simulation

[V. Chandrasekhar, C.M. Hung, Y.C. Ho, and K. Mayaram. "A Packaged 2.4GHz LNA in a 0.15umCMOS Process with 2kV HBM ESD Protection", ESSCIRC, 2002]

D. Haghighitalab, M. Vasilevski & H. Aboushady

The Issue of Package Parasitics



- Bondwire (and package) inductance causes two issues
 - Value of degeneration inductor is altered
- Noise from other circuits couples into LNA H.-S. Lee & M.H. Perrott

Differential LNA



- Advantages
 - Value of L_{deq} is now much better controlled
 - Much less sensitivity to noise from other circuits
- Disadvantages
 - Twice the power as the single-ended version
 - Requires differential input at the chip

H.-S. Lee & M.H. Perrott