Continuous-Time $\Sigma\Delta$ Modulators With VCO-Based Voltage-to-Phase and Voltage-to-Frequency Quantizers

Mootaz Allam, Hassan Aboushady and Marie-Minerve Louerat
University Pierre & Marie Curie, Paris VI, LIP6 Laboratory, France.

Abstract—In this paper, two different VCO-Based quantizers architectures are implemented and compared as multi-bit quantizers of Continuous-Time (CT) Sigma-Delta ($\Sigma\Delta$) modulator. The first one is the voltage-to-frequency while the second is the voltage-to-phase architecture. Two 4th order CT-$\Sigma\Delta$ modulators are designed with Voltage-to-frequency and voltage-to-phase quantizers respectively. Both modulators are designed and simulated in 0.13 $\mu$m technology. The comparison shows that voltage-to-phase quantizer remarkably reduces the VCO non-linearity and increases the modulator’s maximum SNR.

I. INTRODUCTION

Modern wireless communication systems require high performance A/D converters with increasing bandwidth and resolution. Sigma-Delta modulators are usually used for high resolution while the use of multi-bit quantizers is necessary to maintain the high-resolution at wide-band operation [1] [2].

A Continuous-Time (CT) Sigma-Delta ($\Sigma\Delta$) modulator with a VCO-based time-domain quantizer is shown in Fig. 1. VCO-based quantizers, such as voltage-to-frequency [3] and voltage-to-phase [4], emerge as potential candidates for modern CMOS technology due to the fact that they are less sensitive to supply voltage reduction compared to conventional voltage quantizers.

The use of a voltage-to-frequency quantizer [3] [4] as a multi-bit quantizer inside the loop of a CT $\Sigma\Delta$ modulator reduces the total power consumption as well as the VCO non-idealities. This architecture is characterized by the absence of power-hungry comparators, inherent Data Weighted Averaging (DWA) and additional noise shaping properties. The drawback of voltage-to-frequency quantizers is the limited input signal range due to VCO non-linearity.

In a previous work, a systematic method was proposed to calculate the coefficients of a CT $\Sigma\Delta$ modulator with VCO-based voltage-to-frequency quantizer considering loop delay compensation [5]. This technique is based on the discrete-time to continuous-time (DT-CT) equivalence [6].

In this work, CT $\Sigma\Delta$ modulators with voltage-to-frequency and Voltage-to-phase quantizers are designed and compared. Both CT $\Sigma\Delta$ modulators have the same performance of a DT $\Sigma\Delta$ of the same order. System-level optimization allowed to relax the specifications of the opamps used in the circuit implementation.

In section II, the theory of operation of both quantizers architectures is illustrated. Section III presents the design method for discrete-time to continuous-time transformation considering the quantizer architecture and the loop delay compensation. In section IV, design examples are presented and system level and transistor level simulation results are shown for wide-band specifications. The conclusion is presented in section V.

II. VOLTAGE-TO-FREQUENCY AND VOLTAGE-TO-PHASE ARCHITECTURES

The linear model describing the architecture of the voltage-to-frequency quantizer is shown by Fig. 2(a). A CT integrator with gain $2\pi K_{vco}$ represents the VCO. The VCO output phase is sampled at the integrator output and a discrete time differentiator converts the phase to frequency. The quantization noise is first order shaped by the differentiator. Dividing by $2\pi K_{vco}T$ converts the output frequency $f_{vco}$ to voltage in

---

1This work is partially funded by the French research project Nano2012 in cooperation with STMicroelectronics.
order to feed the $\Sigma\Delta$ modulator DACs without changing the modulator NTF.

Fig. 2(b) depicts the linear model of the voltage-to-phase quantizer that is similar to the VCO-based quantizer except that the output in this case is the phase instead of frequency and it is subtracted from the input after being converted to voltage. The model is similar to that of a $\Sigma\Delta$ modulator of the first order and hence have an inherent first order noise shaping property. Quantizers implementation is shown in Fig. 3. A multi-phase Ring VCO where the inverters delay is set by the control voltage is the main block in both implementations. For the voltage-to-frequency quantizer, the VCO outputs are sampled and compared with the previous sample resulting in a first order difference. For voltage-to-phase quantizer, the multi-phase output of the VCO is compared to a multi-phase reference and the phase error is converted to voltage and subtracted from the input.

The main idea in the voltage-to-phase quantizer is that the control voltage of the Ring VCO is only the error between the quantized output and the quantizer input. This way, the VCO characteristics may be assumed linear and the VCO keeps oscillating near its free-running frequency.

The reference multi-phase generated is dependant on the free-running frequency and the number of the VCO stages. For N-bit Ring VCO, there are $2 \times (2^N - 1)$ possible output phase states while for a free-running frequency as $f_s$, four reference phases are needed.

Yet to note that voltage-to-phase quantizer misses the barrel-shift property of the voltage-to-frequency quantizer [3] and according to the target specifications the modulator may need a dedicated DWA circuit to drive the DACs [4] or a careful matched layout for the DAC current cells [2].

III. DESIGN OF CT $\Sigma\Delta$ WITH VCO-BASED TIME DOMAIN QUANTIZERS

A. DT-to-CT Transformation For CT $\Sigma\Delta$ With VCO-Based Time Domain Quantizers

The discrete-time to continuous-time transformation [6] determines the coefficients of an $N^{th}$ order CT $\Sigma\Delta$ modulator with the same Noise-Transfer-Function (NTF) of a DT $\Sigma\Delta$ modulator of the same order. For a DT $\Sigma\Delta$ modulator of a general order $N$, the corresponding $NTF_d(z)$ is

$$ NTF_d(z) = \frac{1}{1 - G_d(z)} $$

The model of Fig.2 has to be rearranged to allow determining $NTF_c(z)$ with quantization noise represented in terms of voltage instead of phase. Then the $NTF_c(z)$ can be found combining the linear models of Fig. 1 and Fig. 4

$$ NTF_c(z) = \frac{Y(z)}{E_c(z)} = \frac{1}{1 - G_c'} $$

For a $\Sigma\Delta$ modulator with voltage-to-frequency quantizer $G'_{c,vfr}(z)$ is

$$ G'_{c,vfr}(z) = -\frac{z^{-1}}{1 - z^{-1}} - Z \left\{ H_{DAC}(s) \frac{a_n}{T_s} + \frac{H_c(s)}{T_s} \right\} $$

While for an voltage-to-phase quantizer $G'_{c, vph}(z)$ is

$$ G'_{c, vph}(z) = -Z \left\{ H_{DAC}(s) \frac{a_n}{T_s} + \frac{H_c(s)}{T_s} \right\} $$
where $T$ is the sampling period, $H_{DAC}(s)$ is the feedback DAC transfer function, $H_{c}(s)$ is the loop filter transfer function and $a_n$ is the additional feedback coefficient which compensates the inherent integration of the VCO-based quantizers. Through symbolic equivalence between $G_c''(z)$ of (2) and $G_d''(z)$ of (1), the coefficients of similar $z$ orders are equated and the CT $\Sigma\Delta$ modulator coefficients are determined.

B. Loop-Delay Compensation

The traditional loop-delay compensation technique [7] can not be applied directly on CT $\Sigma\Delta$ modulators with VCO-based quantizers as shown in [5] due to the inherent integration of the quantizers. The same solution of [5] is used for both quantizers as shown in [5] due to the inherent integration and a DAC transfer function, $G_d''(z)$.

Through symbolic equivalence between states the inherent integration of the VCO-based quantizers.

$G''(c,vfr) = -\frac{z^{-1}}{1-z^{-1}} - z^{-0.5}Z\left\{H_{DAC}(s)\frac{a_n}{Ts} + H_c(s)\right\}$

$-(1-z^{-1})Z\left\{H_{RZ DAC}(s)\frac{a_x}{Ts}\right\}$

$G''(c,vph) = -z^{-0.5}Z\left\{H_{DAC}(s)\frac{a_n}{Ts} + H_c(s)\right\} - Z\left\{H_{RZ DAC}(s)\frac{a_x}{Ts}\right\}$

Where $H_{RZ DAC}(s)$ is the RZ DAC transfer function and $a_x$ is the added coefficient for compensating loop delay. Symbolic equivalence is made between the new loop gain $G''(c)$ and $G_d''(z)$ of (1) to find the exact coefficients of a CT $\Sigma\Delta$ modulator with first order noise shaping time domain quantizer of a general order while considering loop delay compensation.

IV. Simulation Results

A. Design Example For CT $\Sigma\Delta$ Modulator With Voltage-to-Frequency and Voltage-to-Phase Quantizers

A 4th order DT $\Sigma\Delta$ modulator with 4-bit quantizer is designed using Schreier Delta-Sigma toolbox [8] for the following wide-band specifications: OSR=16, bandwidth=20 MHz and $f_s$=640 MHz. The design method presented in section III is used to get the equivalent CT $\Sigma\Delta$ modulator coefficients for each of the time-domain quantizers considering the loop delay compensation. Fig. 6(a) shows the 4th order DT $\Sigma\Delta$ modulator linear model using a Cascade of Integrators in Feedforward (CIFF) architecture. The CT $\Sigma\Delta$ modulator equivalent model with voltage-to-frequency quantizer and voltage-to-phase quantizer are shown in Fig. 6(b) and Fig. 6(c) respectively.

The output power spectral density of the CT $\Sigma\Delta$ modulator with both VCO-based quantizers is equivalent to that of the DT $\Sigma\Delta$ modulator as shown in Fig. 7. The results ensure that the CT $\Sigma\Delta$ modulators with different time-domain quantizers designed with the DT-to-CT transformation achieve a performance identical to the DT $\Sigma\Delta$ modulator of the same order.

B. Transistor Level Simulation and VCO Non-linearity

Two CT-$\Sigma\Delta$ modulators are designed and realized in transistor level using 0.13 $\mu$m CMOS technology, one with voltage-to-frequency quantizer and the second with voltage-to-phase quantizer. The DACs are ideally modeled and the circuit used is shown in Fig. 8. The parallel branches of Fig. 6 are gathered in a single block for simplification. Through system level design, the opamp specifications are relaxed and a single stage opamp with 30 dB DC gain and 800 MHz unity gain frequency was adequate for an acceptable performance. The output power
spectral density (PSD) from transistor level simulations of both modulators is shown in Fig. 10 compared to the ideal modulator PSD with -10 dB input signal.

A harmonic distortion appears in the output spectrum of the modulator with voltage-to-frequency quantizer degrading the SNR to 58.8 dB while no significant harmonic components exist with the use of voltage-to-phase quantizer where its SNR achieves 70.5 dB.

V. CONCLUSION

In this paper, we presented and compared two VCO-based quantizers as multi-bit quantizers for CT $\Sigma\Delta$ modulators. The Voltage-to-phase quantizer misses the inherent DWA property of the voltage-to-frequency quantizer but is less sensitive to VCO non-linearity. CT-DT transformation is used to design a general order CT $\Sigma\Delta$ modulator for each quantizer. Two 4th order CT $\Sigma\Delta$ modulators with 4-bit quantizer are designed in 0.13 $\mu$m CMOS technology. The first uses a voltage-to-frequency quantizer while the second uses a voltage-to-phase quantizer. Thecomparison shows that the modulator using voltage-to-phase quantizer remarkably reduces the VCO non-linearity and increases the modulator maximum SNR.

REFERENCES