source: trunk/hal/x86_64/core/hal_apic.c @ 135

Last change on this file since 135 was 135, checked in by max@…, 5 years ago

start moving the APIC into the XCU driver

File size: 7.5 KB
Line 
1/*
2 * hal_apic.c - Advanced Programmable Interrupt Controller
3 *
4 * Copyright (c) 2017 Maxime Villard
5 *
6 * This file is part of ALMOS-MKH.
7 *
8 * ALMOS-MKH is free software; you can redistribute it and/or modify it
9 * under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; version 2.0 of the License.
11 *
12 * ALMOS-MKH is distributed in the hope that it will be useful, but
13 * WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
15 * General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with ALMOS-MKH.; if not, write to the Free Software Foundation,
19 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
20 */
21
22#include <hal_types.h>
23#include <hal_boot.h>
24#include <hal_register.h>
25#include <hal_segmentation.h>
26#include <hal_apic.h>
27#include <hal_internal.h>
28
29#include <memcpy.h>
30#include <thread.h>
31#include <string.h>
32#include <process.h>
33#include <printk.h>
34#include <vmm.h>
35#include <core.h>
36#include <cluster.h>
37
38/* -------------------------------------------------------------------------- */
39
40#define PIC1_CMD        0x0020
41#define PIC1_DATA       0x0021
42#define PIC2_CMD        0x00a0
43#define PIC2_DATA       0x00a1
44
45static void hal_pic_init()
46{
47        /*
48         * Disable the PIC (8259A). We are going to use IOAPIC instead.
49         */
50        out8(PIC1_DATA, 0xff);
51        out8(PIC2_DATA, 0xff);
52}
53
54/* -------------------------------------------------------------------------- */
55
56uint64_t pit_ticks_base __in_kdata = 0;
57
58#define PIT_FREQUENCY   1193182
59#define HZ              100 /* 1/HZ = 10ms */
60
61#define PIT_TIMER0      0x40
62
63#define PIT_CMD         0x43
64#       define CMD_BINARY       0x00 /* Use Binary counter values */
65#       define CMD_BCD          0x01 /* Use Binary Coded Decimal counter values */
66#       define CMD_MODE0        0x00 /* Interrupt on Terminal Count */
67#       define CMD_MODE1        0x02 /* Hardware Retriggerable One-Shot */
68#       define CMD_MODE2        0x04 /* Rate Generator */
69#       define CMD_MODE3        0x06 /* Square Wave */
70#       define CMD_MODE4        0x08 /* Software Trigerred Strobe */
71#       define CMD_MODE5        0x0a /* Hardware Trigerred Strobe */
72#       define CMD_LATCH        0x00 /* latch counter for reading */
73#       define CMD_LSB          0x10 /* LSB, 8 bits */
74#       define CMD_MSB          0x20 /* MSB, 8 bits */
75#       define CMD_16BIT        0x30 /* LSB and MSB, 16 bits */
76#       define CMD_COUNTER0     0x00
77#       define CMD_COUNTER1     0x40
78#       define CMD_COUNTER2     0x80
79#       define CMD_READBACK     0xc0
80
81void hal_pit_init()
82{
83        /* Initialize PIT clock 0 to the maximum counter value, 65535. */
84        out8(PIT_CMD, CMD_COUNTER0|CMD_MODE2|CMD_16BIT);
85        out8(PIT_TIMER0, 0xFF);
86        out8(PIT_TIMER0, 0xFF);
87}
88
89uint64_t
90hal_pit_timer_read()
91{
92        static uint16_t last;
93
94        uint8_t lo, hi;
95        uint16_t ctr;
96        uint64_t ticks;
97
98        /* Read the current timer counter. */
99        out8(PIT_CMD, CMD_COUNTER0|CMD_LATCH);
100        lo = in8(PIT_TIMER0);
101        hi = in8(PIT_TIMER0);
102        ctr = (hi << 8) | lo;
103
104        /* If the counter has wrapped, assume we're into the next tick. */
105        if (ctr > last)
106                pit_ticks_base += 0xFFFF;
107        last = ctr;
108
109        ticks = pit_ticks_base + (0xFFFF - ctr);
110
111        return ticks;
112}
113
114/* -------------------------------------------------------------------------- */
115
116size_t ioapic_pins __in_kdata = 0;
117paddr_t ioapic_pa __in_kdata = 0;
118vaddr_t ioapic_va __in_kdata = 0;
119
120#define IRQ_TIMER       0x00
121#define IRQ_KEYBOARD    0x01
122#define IRQ_COM2        0x03
123#define IRQ_COM1        0x04
124#define IRQ_FLOPPY      0x06
125#define IRQ_ATA0        0x0e
126#define IRQ_ATA1        0x0f
127
128#define IOREGSEL        0x00
129#define IOWIN   0x10
130
131#define IOAPICID        0x00
132#define IOAPICVER       0x01
133#define IOAPICARB       0x02
134#define IOREDTBL        0x10
135
136void hal_ioapic_write(uint8_t reg, uint32_t val)
137{
138        *((volatile uint32_t *)((uint8_t *)ioapic_va + IOREGSEL)) = reg;
139        *((volatile uint32_t *)((uint8_t *)ioapic_va + IOWIN)) = val;
140}
141
142uint32_t hal_ioapic_read(uint8_t reg)
143{
144        *((volatile uint32_t *)((uint8_t *)ioapic_va + IOREGSEL)) = reg;
145        return *((volatile uint32_t *)((uint8_t *)ioapic_va + IOWIN));
146}
147
148void hal_ioapic_set_entry(uint8_t index, uint64_t data)
149{
150        hal_ioapic_write(IOREDTBL + index * 2, (uint32_t)(data & 0xFFFFFFFF));
151        hal_ioapic_write(IOREDTBL + index * 2 + 1, (uint32_t)(data >> 32));
152}
153
154static void hal_ioapic_init()
155{
156        uint32_t ver;
157        size_t i;
158
159        ioapic_va = hal_gpt_bootstrap_valloc(1); // XXX: should be shared
160
161        hal_gpt_enter(ioapic_va, ioapic_pa, PG_V|PG_KW|PG_NX|PG_N);
162
163        ver = hal_ioapic_read(IOAPICVER);
164        ioapic_pins = ((ver >> 16) & 0xFF) + 1;
165
166        /* Explicitly disable (mask) each vector */
167        for (i = 0; i < ioapic_pins; i++) {
168                hal_ioapic_set_entry(i, IOENTRY_DISABLE);
169        }
170
171        x86_printf("IOAPICPINS: #%z\n", ioapic_pins);
172
173        /* Now, enable the keyboard */
174        hal_ioapic_set_entry(IRQ_KEYBOARD, IOAPIC_KEYBOARD_VECTOR);
175}
176
177/* -------------------------------------------------------------------------- */
178
179paddr_t lapic_pa __in_kdata = 0;
180vaddr_t lapic_va __in_kdata = 0;
181
182void hal_lapic_write(uint32_t reg, uint32_t val)
183{
184        *((volatile uint32_t *)((uint8_t *)lapic_va + reg)) = val;
185}
186
187uint32_t hal_lapic_read(uint32_t reg)
188{
189        return *((volatile uint32_t *)((uint8_t *)lapic_va + reg));
190}
191
192uint32_t hal_lapic_gid()
193{
194        return hal_lapic_read(LAPIC_ID) >> LAPIC_ID_SHIFT;
195}
196
197/*
198 * Use the PIT, which has a standard clock frequency, to determine the CPU's
199 * exact bus frequency.
200 */
201static void hal_lapic_calibrate()
202{
203        uint64_t pittick, lapictick0, lapictick1;
204        uint32_t lapicticks, lapicstart;
205
206        /* Initialize the LAPIC timer to the maximum value */
207        hal_lapic_write(LAPIC_ICR_TIMER, 0xFFFFFFFF); 
208
209        /* Initialize the PIT */
210        hal_pit_init();
211
212        pittick = hal_pit_timer_read() + 1;
213        while (hal_pit_timer_read() < pittick) {
214                /* Wait until start of a PIT tick */
215        }
216
217        /* Read base count from LAPIC */
218        lapictick0 = hal_lapic_read(LAPIC_CCR_TIMER);
219
220        while (hal_pit_timer_read() < pittick + (PIT_FREQUENCY + HZ/2) / HZ) {
221                /* Wait 1/HZ sec = 10ms */
222        }
223
224        /* Read final count from LAPIC */
225        lapictick1 = hal_lapic_read(LAPIC_CCR_TIMER);
226
227        /* Total number of LAPIC ticks per 1/HZ tick */
228        lapicticks = (lapictick1 - lapictick0);
229
230        /* Finally, calibrate the timer, an interrupt each 1s. */
231        lapicstart = - (lapicticks * 100);
232        hal_lapic_write(LAPIC_ICR_TIMER, lapicstart);
233}
234
235/*
236 * We have 8 interrupt sources:
237 *  - Spurious
238 *  - APIC Timer (TMR)
239 *  - Local Interrupt 0 (LINT0)
240 *  - Local Interrupt 1 (LINT1)
241 *  - Performance Monitor Counters (PMC)
242 *  - Thermal Sensors (THM)
243 *  - APIC internal error (ERR)
244 *  - Extended (Implementation dependent)
245 * Only the Spurious and APIC Timer interrupts are enabled.
246 */
247static void hal_lapic_init()
248{
249        lapic_va = hal_gpt_bootstrap_valloc(1); // XXX: should be shared
250
251        if ((rdmsr(MSR_APICBASE) & APICBASE_PHYSADDR) != lapic_pa) {
252                x86_panic("APICBASE and ACPI don't match!\n");
253        }
254        wrmsr(MSR_APICBASE, lapic_pa | APICBASE_EN);
255
256        hal_gpt_enter(lapic_va, lapic_pa, PG_V|PG_KW|PG_NX|PG_N);
257
258        hal_lapic_write(LAPIC_TPR, 0);
259        hal_lapic_write(LAPIC_EOI, 0);
260        hal_lapic_write(LAPIC_SVR, LAPIC_SVR_ENABLE|LAPIC_SPURIOUS_VECTOR);
261
262        /* Explicitly disable (mask) each vector */
263        hal_lapic_write(LAPIC_LVT_TMR, LAPIC_TMR_M);
264        hal_lapic_write(LAPIC_LVT_LINT0, LAPIC_LINT_M);
265        hal_lapic_write(LAPIC_LVT_LINT1, LAPIC_LINT_M);
266        hal_lapic_write(LAPIC_LVT_PMC, LAPIC_PMC_M);
267        hal_lapic_write(LAPIC_LVT_THM, LAPIC_THM_M);
268        hal_lapic_write(LAPIC_LVT_ERR, LAPIC_ERR_M);
269
270        /* Now, enable the timer in repeated mode. */
271        hal_lapic_write(LAPIC_LVT_TMR, LAPIC_TMR_TM|LAPIC_TMR_M);
272        hal_lapic_write(LAPIC_DCR_TIMER, LAPIC_DCRT_DIV1);
273        hal_lapic_calibrate();
274        hal_lapic_write(LAPIC_LVT_TMR, LAPIC_TMR_TM|LAPIC_TIMER_VECTOR);
275}
276
277/* -------------------------------------------------------------------------- */
278
279void hal_apic_init()
280{
281        /* Disable the PIC */
282        hal_pic_init();
283
284        /* Enable the LAPIC */
285        hal_lapic_init();
286
287        /* Enable the IOAPIC */
288        hal_ioapic_init();
289}
290
Note: See TracBrowser for help on using the repository browser.