source: trunk/hal/x86_64/hal_register.h @ 25

Last change on this file since 25 was 25, checked in by max@…, 5 years ago

First shot of the x86_64 port. It uses Multiboot V1. Most of the HAL functions
are empty, and several TSAR-specific files and comments remain; they will be
cleaned up later. The Makefile and LD script will come in another commit.

File size: 3.3 KB
Line 
1/*
2 * hal_register.h - Values available in some x86 registers
3 *
4 * Author        Maxime Villard (2017)
5 *
6 * Copyright (c) UPMC Sorbonne Universites
7 *
8 * This file is part of ALMOS-kernel.
9 *
10 * ALMOS-kernel is free software; you can redistribute it and/or modify it
11 * under the terms of the GNU General Public License as published by
12 * the Free Software Foundation; version 2.0 of the License.
13 *
14 * ALMOS-kernel is distributed in the hope that it will be useful, but
15 * WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
17 * General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with ALMOS-kernel; if not, write to the Free Software Foundation,
21 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
22 */
23
24/*
25 * %cr0
26 */
27#define CR0_PE  0x00000001      /* Protected mode Enable */
28#define CR0_MP  0x00000002      /* "Math" Present (NPX or NPX emulator) */
29#define CR0_EM  0x00000004      /* EMulate non-NPX coproc. (trap ESC only) */
30#define CR0_TS  0x00000008      /* Task Switched (if MP, trap ESC and WAIT) */
31#define CR0_ET  0x00000010      /* Extension Type (387 (if set) vs 287) */
32#define CR0_NE  0x00000020      /* Numeric Error enable (EX16 vs IRQ13) */
33#define CR0_WP  0x00010000      /* Write Protect (honor PG_RW in all modes) */
34#define CR0_AM  0x00040000      /* Alignment Mask (set to enable AC flag) */
35#define CR0_NW  0x20000000      /* Not Write-through */
36#define CR0_CD  0x40000000      /* Cache Disable */
37#define CR0_PG  0x80000000      /* PaGing enable */
38
39/*
40 * %cr4
41 */
42#define CR4_VME         0x00000001 /* virtual 8086 mode extension enable */
43#define CR4_PVI         0x00000002 /* protected mode virtual interrupt enable */
44#define CR4_TSD         0x00000004 /* restrict RDTSC instruction to cpl 0 */
45#define CR4_DE          0x00000008 /* debugging extension */
46#define CR4_PSE         0x00000010 /* large (4MB) page size enable */
47#define CR4_PAE         0x00000020 /* physical address extension enable */
48#define CR4_MCE         0x00000040 /* machine check enable */
49#define CR4_PGE         0x00000080 /* page global enable */
50#define CR4_PCE         0x00000100 /* enable RDPMC instruction for all cpls */
51#define CR4_OSFXSR      0x00000200 /* enable fxsave/fxrestor and SSE */
52#define CR4_OSXMMEXCPT  0x00000400 /* enable unmasked SSE exceptions */
53#define CR4_UMIP        0x00000800 /* user-mode instruction prevention */
54#define CR4_VMXE        0x00002000 /* enable VMX operations */
55#define CR4_SMXE        0x00004000 /* enable SMX operations */
56#define CR4_FSGSBASE    0x00010000 /* enable *FSBASE and *GSBASE instructions */
57#define CR4_PCIDE       0x00020000 /* enable Process Context IDentifiers */
58#define CR4_OSXSAVE     0x00040000 /* enable xsave and xrestore */
59#define CR4_SMEP        0x00100000 /* enable SMEP support */
60#define CR4_SMAP        0x00200000 /* enable SMAP support */
61#define CR4_PKE         0x00400000 /* protection key enable */
62
63/*
64 * MSRs
65 */
66#define MSR_EFER        0xc0000080              /* Extended feature enable */
67#define         EFER_SCE        0x00000001      /* SYSCALL extension */
68#define         EFER_LME        0x00000100      /* Long Mode Active */
69#define         EFER_LMA        0x00000400      /* Long Mode Enabled */
70#define         EFER_NXE        0x00000800      /* No-Execute Enabled */
71#define         EFER_SVME       0x00001000      /* Secure Virtual Machine En. */
72#define         EFER_LMSLE      0x00002000      /* Long Mode Segment Limit E. */
73#define         EFER_FFXSR      0x00004000      /* Fast FXSAVE/FXRSTOR En. */
74#define         EFER_TCE        0x00008000      /* Translation Cache Ext. */
75
Note: See TracBrowser for help on using the repository browser.