Context Navigation

← Previous Revision
Latest Revision
Next Revision →
Blame
Revision Log

defBF549.h @ 444

Last change on this file since 444 was 444, checked in by satin@…, 6 years ago
add newlib,libalmos-mkh, restructure shared_syscalls.h and mini-libc
File size: 204.4 KB

Line
1	/*
2	* The authors hereby grant permission to use, copy, modify, distribute,
3	* and license this software and its documentation for any purpose, provided
4	* that existing copyright notices are retained in all copies and that this
5	* notice is included verbatim in any distributions. No written agreement,
6	* license, or royalty fee is required for any of the authorized uses.
7	* Modifications to this software may be copyrighted by their authors
8	* and need not follow the licensing terms described here, provided that
9	* the new terms are clearly indicated on the first page of each file where
10	* they apply.
11	*/
12
13	/*
14	** defBF549.h
15	**
16	** Copyright (C) 2006-2008 Analog Devices Inc., All Rights Reserved.
17	**
18	************************************************************************************
19	**
20	** This include file contains a list of macro "defines" to enable the programmer
21	** to use symbolic names for register-access and bit-manipulation.
22	**
23	**/
24	#ifndef _DEF_BF549_H
25	#define _DEF_BF549_H
26
27	/* Include all Core registers and bit definitions */
28	#include <def_LPBlackfin.h>
29
30	#ifdef _MISRA_RULES
31	#pragma diag(push)
32	#pragma diag(suppress:misra_rule_19_4)
33	#pragma diag(suppress:misra_rule_19_7)
34	#endif /* _MISRA_RULES */
35
36
37	/* SYSTEM & MMR ADDRESS DEFINITIONS FOR ADSP-BF549 */
38
39	/* Include defBF54x_base.h for the set of #defines that are common to all ADSP-BF54x processors */
40	#include <defBF54x_base.h>
41
42	/* The following are the #defines needed by ADSP-BF549 that are not in the common header */
43
44	/* Timer Registers */
45
46	#define TIMER8_CONFIG 0xffc00600 /* Timer 8 Configuration Register */
47	#define TIMER8_COUNTER 0xffc00604 /* Timer 8 Counter Register */
48	#define TIMER8_PERIOD 0xffc00608 /* Timer 8 Period Register */
49	#define TIMER8_WIDTH 0xffc0060c /* Timer 8 Width Register */
50	#define TIMER9_CONFIG 0xffc00610 /* Timer 9 Configuration Register */
51	#define TIMER9_COUNTER 0xffc00614 /* Timer 9 Counter Register */
52	#define TIMER9_PERIOD 0xffc00618 /* Timer 9 Period Register */
53	#define TIMER9_WIDTH 0xffc0061c /* Timer 9 Width Register */
54	#define TIMER10_CONFIG 0xffc00620 /* Timer 10 Configuration Register */
55	#define TIMER10_COUNTER 0xffc00624 /* Timer 10 Counter Register */
56	#define TIMER10_PERIOD 0xffc00628 /* Timer 10 Period Register */
57	#define TIMER10_WIDTH 0xffc0062c /* Timer 10 Width Register */
58
59	/* Timer Group of 3 Registers */
60
61	#define TIMER_ENABLE1 0xffc00640 /* Timer Group of 3 Enable Register */
62	#define TIMER_DISABLE1 0xffc00644 /* Timer Group of 3 Disable Register */
63	#define TIMER_STATUS1 0xffc00648 /* Timer Group of 3 Status Register */
64
65	/* SPORT0 Registers */
66
67	#define SPORT0_TCR1 0xffc00800 /* SPORT0 Transmit Configuration 1 Register */
68	#define SPORT0_TCR2 0xffc00804 /* SPORT0 Transmit Configuration 2 Register */
69	#define SPORT0_TCLKDIV 0xffc00808 /* SPORT0 Transmit Serial Clock Divider Register */
70	#define SPORT0_TFSDIV 0xffc0080c /* SPORT0 Transmit Frame Sync Divider Register */
71	#define SPORT0_TX 0xffc00810 /* SPORT0 Transmit Data Register */
72	#define SPORT0_RX 0xffc00818 /* SPORT0 Receive Data Register */
73	#define SPORT0_RCR1 0xffc00820 /* SPORT0 Receive Configuration 1 Register */
74	#define SPORT0_RCR2 0xffc00824 /* SPORT0 Receive Configuration 2 Register */
75	#define SPORT0_RCLKDIV 0xffc00828 /* SPORT0 Receive Serial Clock Divider Register */
76	#define SPORT0_RFSDIV 0xffc0082c /* SPORT0 Receive Frame Sync Divider Register */
77	#define SPORT0_STAT 0xffc00830 /* SPORT0 Status Register */
78	#define SPORT0_CHNL 0xffc00834 /* SPORT0 Current Channel Register */
79	#define SPORT0_MCMC1 0xffc00838 /* SPORT0 Multi channel Configuration Register 1 */
80	#define SPORT0_MCMC2 0xffc0083c /* SPORT0 Multi channel Configuration Register 2 */
81	#define SPORT0_MTCS0 0xffc00840 /* SPORT0 Multi channel Transmit Select Register 0 */
82	#define SPORT0_MTCS1 0xffc00844 /* SPORT0 Multi channel Transmit Select Register 1 */
83	#define SPORT0_MTCS2 0xffc00848 /* SPORT0 Multi channel Transmit Select Register 2 */
84	#define SPORT0_MTCS3 0xffc0084c /* SPORT0 Multi channel Transmit Select Register 3 */
85	#define SPORT0_MRCS0 0xffc00850 /* SPORT0 Multi channel Receive Select Register 0 */
86	#define SPORT0_MRCS1 0xffc00854 /* SPORT0 Multi channel Receive Select Register 1 */
87	#define SPORT0_MRCS2 0xffc00858 /* SPORT0 Multi channel Receive Select Register 2 */
88	#define SPORT0_MRCS3 0xffc0085c /* SPORT0 Multi channel Receive Select Register 3 */
89
90	/* EPPI0 Registers */
91
92	#define EPPI0_STATUS 0xffc01000 /* EPPI0 Status Register */
93	#define EPPI0_HCOUNT 0xffc01004 /* EPPI0 Horizontal Transfer Count Register */
94	#define EPPI0_HDELAY 0xffc01008 /* EPPI0 Horizontal Delay Count Register */
95	#define EPPI0_VCOUNT 0xffc0100c /* EPPI0 Vertical Transfer Count Register */
96	#define EPPI0_VDELAY 0xffc01010 /* EPPI0 Vertical Delay Count Register */
97	#define EPPI0_FRAME 0xffc01014 /* EPPI0 Lines per Frame Register */
98	#define EPPI0_LINE 0xffc01018 /* EPPI0 Samples per Line Register */
99	#define EPPI0_CLKDIV 0xffc0101c /* EPPI0 Clock Divide Register */
100	#define EPPI0_CONTROL 0xffc01020 /* EPPI0 Control Register */
101	#define EPPI0_FS1W_HBL 0xffc01024 /* EPPI0 FS1 Width Register / EPPI0 Horizontal Blanking Samples Per Line Register */
102	#define EPPI0_FS1P_AVPL 0xffc01028 /* EPPI0 FS1 Period Register / EPPI0 Active Video Samples Per Line Register */
103	#define EPPI0_FS2W_LVB 0xffc0102c /* EPPI0 FS2 Width Register / EPPI0 Lines of Vertical Blanking Register */
104	#define EPPI0_FS2P_LAVF 0xffc01030 /* EPPI0 FS2 Period Register/ EPPI0 Lines of Active Video Per Field Register */
105	#define EPPI0_CLIP 0xffc01034 /* EPPI0 Clipping Register */
106
107	/* UART2 Registers */
108
109	#define UART2_DLL 0xffc02100 /* Divisor Latch Low Byte */
110	#define UART2_DLH 0xffc02104 /* Divisor Latch High Byte */
111	#define UART2_GCTL 0xffc02108 /* Global Control Register */
112	#define UART2_LCR 0xffc0210c /* Line Control Register */
113	#define UART2_MCR 0xffc02110 /* Modem Control Register */
114	#define UART2_LSR 0xffc02114 /* Line Status Register */
115	#define UART2_MSR 0xffc02118 /* Modem Status Register */
116	#define UART2_SCR 0xffc0211c /* Scratch Register */
117	#define UART2_IER_SET 0xffc02120 /* Interrupt Enable Register Set */
118	#define UART2_IER_CLEAR 0xffc02124 /* Interrupt Enable Register Clear */
119	#define UART2_THR 0xffc02128 /* Transmit Hold Register */
120	#define UART2_RBR 0xffc0212c /* Receive Buffer Register */
121
122	/* Two Wire Interface Registers (TWI1) */
123
124	#define TWI1_CLKDIV 0xffc02200 /* Clock Divider Register */
125	#define TWI1_CONTROL 0xffc02204 /* TWI Control Register */
126	#define TWI1_SLAVE_CTL 0xffc02208 /* TWI Slave Mode Control Register */
127	#define TWI1_SLAVE_STAT 0xffc0220c /* TWI Slave Mode Status Register */
128	#define TWI1_SLAVE_ADDR 0xffc02210 /* TWI Slave Mode Address Register */
129	#define TWI1_MASTER_CTL 0xffc02214 /* TWI Master Mode Control Register */
130	#define TWI1_MASTER_STAT 0xffc02218 /* TWI Master Mode Status Register */
131	#define TWI1_MASTER_ADDR 0xffc0221c /* TWI Master Mode Address Register */
132	#define TWI1_INT_STAT 0xffc02220 /* TWI Interrupt Status Register */
133	#define TWI1_INT_MASK 0xffc02224 /* TWI Interrupt Mask Register */
134	#define TWI1_FIFO_CTL 0xffc02228 /* TWI FIFO Control Register */
135	#define TWI1_FIFO_STAT 0xffc0222c /* TWI FIFO Status Register */
136	#define TWI1_XMT_DATA8 0xffc02280 /* TWI FIFO Transmit Data Single Byte Register */
137	#define TWI1_XMT_DATA16 0xffc02284 /* TWI FIFO Transmit Data Double Byte Register */
138	#define TWI1_RCV_DATA8 0xffc02288 /* TWI FIFO Receive Data Single Byte Register */
139	#define TWI1_RCV_DATA16 0xffc0228c /* TWI FIFO Receive Data Double Byte Register */
140
141	/* SPI2 Registers */
142
143	#define SPI2_CTL 0xffc02400 /* SPI2 Control Register */
144	#define SPI2_FLG 0xffc02404 /* SPI2 Flag Register */
145	#define SPI2_STAT 0xffc02408 /* SPI2 Status Register */
146	#define SPI2_TDBR 0xffc0240c /* SPI2 Transmit Data Buffer Register */
147	#define SPI2_RDBR 0xffc02410 /* SPI2 Receive Data Buffer Register */
148	#define SPI2_BAUD 0xffc02414 /* SPI2 Baud Rate Register */
149	#define SPI2_SHADOW 0xffc02418 /* SPI2 Receive Data Buffer Shadow Register */
150
151	/* MXVR Registers */
152
153	#define MXVR_CONFIG 0xffc02700 /* MXVR Configuration Register */
154	#define MXVR_STATE_0 0xffc02708 /* MXVR State Register 0 */
155	#define MXVR_STATE_1 0xffc0270c /* MXVR State Register 1 */
156	#define MXVR_INT_STAT_0 0xffc02710 /* MXVR Interrupt Status Register 0 */
157	#define MXVR_INT_STAT_1 0xffc02714 /* MXVR Interrupt Status Register 1 */
158	#define MXVR_INT_EN_0 0xffc02718 /* MXVR Interrupt Enable Register 0 */
159	#define MXVR_INT_EN_1 0xffc0271c /* MXVR Interrupt Enable Register 1 */
160	#define MXVR_POSITION 0xffc02720 /* MXVR Node Position Register */
161	#define MXVR_MAX_POSITION 0xffc02724 /* MXVR Maximum Node Position Register */
162	#define MXVR_DELAY 0xffc02728 /* MXVR Node Frame Delay Register */
163	#define MXVR_MAX_DELAY 0xffc0272c /* MXVR Maximum Node Frame Delay Register */
164	#define MXVR_LADDR 0xffc02730 /* MXVR Logical Address Register */
165	#define MXVR_GADDR 0xffc02734 /* MXVR Group Address Register */
166	#define MXVR_AADDR 0xffc02738 /* MXVR Alternate Address Register */
167
168	/* MXVR Allocation Table Registers */
169
170	#define MXVR_ALLOC_0 0xffc0273c /* MXVR Allocation Table Register 0 */
171	#define MXVR_ALLOC_1 0xffc02740 /* MXVR Allocation Table Register 1 */
172	#define MXVR_ALLOC_2 0xffc02744 /* MXVR Allocation Table Register 2 */
173	#define MXVR_ALLOC_3 0xffc02748 /* MXVR Allocation Table Register 3 */
174	#define MXVR_ALLOC_4 0xffc0274c /* MXVR Allocation Table Register 4 */
175	#define MXVR_ALLOC_5 0xffc02750 /* MXVR Allocation Table Register 5 */
176	#define MXVR_ALLOC_6 0xffc02754 /* MXVR Allocation Table Register 6 */
177	#define MXVR_ALLOC_7 0xffc02758 /* MXVR Allocation Table Register 7 */
178	#define MXVR_ALLOC_8 0xffc0275c /* MXVR Allocation Table Register 8 */
179	#define MXVR_ALLOC_9 0xffc02760 /* MXVR Allocation Table Register 9 */
180	#define MXVR_ALLOC_10 0xffc02764 /* MXVR Allocation Table Register 10 */
181	#define MXVR_ALLOC_11 0xffc02768 /* MXVR Allocation Table Register 11 */
182	#define MXVR_ALLOC_12 0xffc0276c /* MXVR Allocation Table Register 12 */
183	#define MXVR_ALLOC_13 0xffc02770 /* MXVR Allocation Table Register 13 */
184	#define MXVR_ALLOC_14 0xffc02774 /* MXVR Allocation Table Register 14 */
185
186	/* MXVR Channel Assign Registers */
187
188	#define MXVR_SYNC_LCHAN_0 0xffc02778 /* MXVR Sync Data Logical Channel Assign Register 0 */
189	#define MXVR_SYNC_LCHAN_1 0xffc0277c /* MXVR Sync Data Logical Channel Assign Register 1 */
190	#define MXVR_SYNC_LCHAN_2 0xffc02780 /* MXVR Sync Data Logical Channel Assign Register 2 */
191	#define MXVR_SYNC_LCHAN_3 0xffc02784 /* MXVR Sync Data Logical Channel Assign Register 3 */
192	#define MXVR_SYNC_LCHAN_4 0xffc02788 /* MXVR Sync Data Logical Channel Assign Register 4 */
193	#define MXVR_SYNC_LCHAN_5 0xffc0278c /* MXVR Sync Data Logical Channel Assign Register 5 */
194	#define MXVR_SYNC_LCHAN_6 0xffc02790 /* MXVR Sync Data Logical Channel Assign Register 6 */
195	#define MXVR_SYNC_LCHAN_7 0xffc02794 /* MXVR Sync Data Logical Channel Assign Register 7 */
196
197	/* MXVR DMA0 Registers */
198
199	#define MXVR_DMA0_CONFIG 0xffc02798 /* MXVR Sync Data DMA0 Config Register */
200	#define MXVR_DMA0_START_ADDR 0xffc0279c /* MXVR Sync Data DMA0 Start Address */
201	#define MXVR_DMA0_COUNT 0xffc027a0 /* MXVR Sync Data DMA0 Loop Count Register */
202	#define MXVR_DMA0_CURR_ADDR 0xffc027a4 /* MXVR Sync Data DMA0 Current Address */
203	#define MXVR_DMA0_CURR_COUNT 0xffc027a8 /* MXVR Sync Data DMA0 Current Loop Count */
204
205	/* MXVR DMA1 Registers */
206
207	#define MXVR_DMA1_CONFIG 0xffc027ac /* MXVR Sync Data DMA1 Config Register */
208	#define MXVR_DMA1_START_ADDR 0xffc027b0 /* MXVR Sync Data DMA1 Start Address */
209	#define MXVR_DMA1_COUNT 0xffc027b4 /* MXVR Sync Data DMA1 Loop Count Register */
210	#define MXVR_DMA1_CURR_ADDR 0xffc027b8 /* MXVR Sync Data DMA1 Current Address */
211	#define MXVR_DMA1_CURR_COUNT 0xffc027bc /* MXVR Sync Data DMA1 Current Loop Count */
212
213	/* MXVR DMA2 Registers */
214
215	#define MXVR_DMA2_CONFIG 0xffc027c0 /* MXVR Sync Data DMA2 Config Register */
216	#define MXVR_DMA2_START_ADDR 0xffc027c4 /* MXVR Sync Data DMA2 Start Address */
217	#define MXVR_DMA2_COUNT 0xffc027c8 /* MXVR Sync Data DMA2 Loop Count Register */
218	#define MXVR_DMA2_CURR_ADDR 0xffc027cc /* MXVR Sync Data DMA2 Current Address */
219	#define MXVR_DMA2_CURR_COUNT 0xffc027d0 /* MXVR Sync Data DMA2 Current Loop Count */
220
221	/* MXVR DMA3 Registers */
222
223	#define MXVR_DMA3_CONFIG 0xffc027d4 /* MXVR Sync Data DMA3 Config Register */
224	#define MXVR_DMA3_START_ADDR 0xffc027d8 /* MXVR Sync Data DMA3 Start Address */
225	#define MXVR_DMA3_COUNT 0xffc027dc /* MXVR Sync Data DMA3 Loop Count Register */
226	#define MXVR_DMA3_CURR_ADDR 0xffc027e0 /* MXVR Sync Data DMA3 Current Address */
227	#define MXVR_DMA3_CURR_COUNT 0xffc027e4 /* MXVR Sync Data DMA3 Current Loop Count */
228
229	/* MXVR DMA4 Registers */
230
231	#define MXVR_DMA4_CONFIG 0xffc027e8 /* MXVR Sync Data DMA4 Config Register */
232	#define MXVR_DMA4_START_ADDR 0xffc027ec /* MXVR Sync Data DMA4 Start Address */
233	#define MXVR_DMA4_COUNT 0xffc027f0 /* MXVR Sync Data DMA4 Loop Count Register */
234	#define MXVR_DMA4_CURR_ADDR 0xffc027f4 /* MXVR Sync Data DMA4 Current Address */
235	#define MXVR_DMA4_CURR_COUNT 0xffc027f8 /* MXVR Sync Data DMA4 Current Loop Count */
236
237	/* MXVR DMA5 Registers */
238
239	#define MXVR_DMA5_CONFIG 0xffc027fc /* MXVR Sync Data DMA5 Config Register */
240	#define MXVR_DMA5_START_ADDR 0xffc02800 /* MXVR Sync Data DMA5 Start Address */
241	#define MXVR_DMA5_COUNT 0xffc02804 /* MXVR Sync Data DMA5 Loop Count Register */
242	#define MXVR_DMA5_CURR_ADDR 0xffc02808 /* MXVR Sync Data DMA5 Current Address */
243	#define MXVR_DMA5_CURR_COUNT 0xffc0280c /* MXVR Sync Data DMA5 Current Loop Count */
244
245	/* MXVR DMA6 Registers */
246
247	#define MXVR_DMA6_CONFIG 0xffc02810 /* MXVR Sync Data DMA6 Config Register */
248	#define MXVR_DMA6_START_ADDR 0xffc02814 /* MXVR Sync Data DMA6 Start Address */
249	#define MXVR_DMA6_COUNT 0xffc02818 /* MXVR Sync Data DMA6 Loop Count Register */
250	#define MXVR_DMA6_CURR_ADDR 0xffc0281c /* MXVR Sync Data DMA6 Current Address */
251	#define MXVR_DMA6_CURR_COUNT 0xffc02820 /* MXVR Sync Data DMA6 Current Loop Count */
252
253	/* MXVR DMA7 Registers */
254
255	#define MXVR_DMA7_CONFIG 0xffc02824 /* MXVR Sync Data DMA7 Config Register */
256	#define MXVR_DMA7_START_ADDR 0xffc02828 /* MXVR Sync Data DMA7 Start Address */
257	#define MXVR_DMA7_COUNT 0xffc0282c /* MXVR Sync Data DMA7 Loop Count Register */
258	#define MXVR_DMA7_CURR_ADDR 0xffc02830 /* MXVR Sync Data DMA7 Current Address */
259	#define MXVR_DMA7_CURR_COUNT 0xffc02834 /* MXVR Sync Data DMA7 Current Loop Count */
260
261	/* MXVR Asynch Packet Registers */
262
263	#define MXVR_AP_CTL 0xffc02838 /* MXVR Async Packet Control Register */
264	#define MXVR_APRB_START_ADDR 0xffc0283c /* MXVR Async Packet RX Buffer Start Addr Register */
265	#define MXVR_APRB_CURR_ADDR 0xffc02840 /* MXVR Async Packet RX Buffer Current Addr Register */
266	#define MXVR_APTB_START_ADDR 0xffc02844 /* MXVR Async Packet TX Buffer Start Addr Register */
267	#define MXVR_APTB_CURR_ADDR 0xffc02848 /* MXVR Async Packet TX Buffer Current Addr Register */
268
269	/* MXVR Control Message Registers */
270
271	#define MXVR_CM_CTL 0xffc0284c /* MXVR Control Message Control Register */
272	#define MXVR_CMRB_START_ADDR 0xffc02850 /* MXVR Control Message RX Buffer Start Addr Register */
273	#define MXVR_CMRB_CURR_ADDR 0xffc02854 /* MXVR Control Message RX Buffer Current Address */
274	#define MXVR_CMTB_START_ADDR 0xffc02858 /* MXVR Control Message TX Buffer Start Addr Register */
275	#define MXVR_CMTB_CURR_ADDR 0xffc0285c /* MXVR Control Message TX Buffer Current Address */
276
277	/* MXVR Remote Read Registers */
278
279	#define MXVR_RRDB_START_ADDR 0xffc02860 /* MXVR Remote Read Buffer Start Addr Register */
280	#define MXVR_RRDB_CURR_ADDR 0xffc02864 /* MXVR Remote Read Buffer Current Addr Register */
281
282	/* MXVR Pattern Data Registers */
283
284	#define MXVR_PAT_DATA_0 0xffc02868 /* MXVR Pattern Data Register 0 */
285	#define MXVR_PAT_EN_0 0xffc0286c /* MXVR Pattern Enable Register 0 */
286	#define MXVR_PAT_DATA_1 0xffc02870 /* MXVR Pattern Data Register 1 */
287	#define MXVR_PAT_EN_1 0xffc02874 /* MXVR Pattern Enable Register 1 */
288
289	/* MXVR Frame Counter Registers */
290
291	#define MXVR_FRAME_CNT_0 0xffc02878 /* MXVR Frame Counter 0 */
292	#define MXVR_FRAME_CNT_1 0xffc0287c /* MXVR Frame Counter 1 */
293
294	/* MXVR Routing Table Registers */
295
296	#define MXVR_ROUTING_0 0xffc02880 /* MXVR Routing Table Register 0 */
297	#define MXVR_ROUTING_1 0xffc02884 /* MXVR Routing Table Register 1 */
298	#define MXVR_ROUTING_2 0xffc02888 /* MXVR Routing Table Register 2 */
299	#define MXVR_ROUTING_3 0xffc0288c /* MXVR Routing Table Register 3 */
300	#define MXVR_ROUTING_4 0xffc02890 /* MXVR Routing Table Register 4 */
301	#define MXVR_ROUTING_5 0xffc02894 /* MXVR Routing Table Register 5 */
302	#define MXVR_ROUTING_6 0xffc02898 /* MXVR Routing Table Register 6 */
303	#define MXVR_ROUTING_7 0xffc0289c /* MXVR Routing Table Register 7 */
304	#define MXVR_ROUTING_8 0xffc028a0 /* MXVR Routing Table Register 8 */
305	#define MXVR_ROUTING_9 0xffc028a4 /* MXVR Routing Table Register 9 */
306	#define MXVR_ROUTING_10 0xffc028a8 /* MXVR Routing Table Register 10 */
307	#define MXVR_ROUTING_11 0xffc028ac /* MXVR Routing Table Register 11 */
308	#define MXVR_ROUTING_12 0xffc028b0 /* MXVR Routing Table Register 12 */
309	#define MXVR_ROUTING_13 0xffc028b4 /* MXVR Routing Table Register 13 */
310	#define MXVR_ROUTING_14 0xffc028b8 /* MXVR Routing Table Register 14 */
311
312	/* MXVR Counter-Clock-Control Registers */
313
314	#define MXVR_BLOCK_CNT 0xffc028c0 /* MXVR Block Counter */
315	#define MXVR_CLK_CTL 0xffc028d0 /* MXVR Clock Control Register */
316	#define MXVR_CDRPLL_CTL 0xffc028d4 /* MXVR Clock/Data Recovery PLL Control Register */
317	#define MXVR_FMPLL_CTL 0xffc028d8 /* MXVR Frequency Multiply PLL Control Register */
318	#define MXVR_PIN_CTL 0xffc028dc /* MXVR Pin Control Register */
319	#define MXVR_SCLK_CNT 0xffc028e0 /* MXVR System Clock Counter Register */
320
321	/* CAN Controller 1 Config 1 Registers */
322
323	#define CAN1_MC1 0xffc03200 /* CAN Controller 1 Mailbox Configuration Register 1 */
324	#define CAN1_MD1 0xffc03204 /* CAN Controller 1 Mailbox Direction Register 1 */
325	#define CAN1_TRS1 0xffc03208 /* CAN Controller 1 Transmit Request Set Register 1 */
326	#define CAN1_TRR1 0xffc0320c /* CAN Controller 1 Transmit Request Reset Register 1 */
327	#define CAN1_TA1 0xffc03210 /* CAN Controller 1 Transmit Acknowledge Register 1 */
328	#define CAN1_AA1 0xffc03214 /* CAN Controller 1 Abort Acknowledge Register 1 */
329	#define CAN1_RMP1 0xffc03218 /* CAN Controller 1 Receive Message Pending Register 1 */
330	#define CAN1_RML1 0xffc0321c /* CAN Controller 1 Receive Message Lost Register 1 */
331	#define CAN1_MBTIF1 0xffc03220 /* CAN Controller 1 Mailbox Transmit Interrupt Flag Register 1 */
332	#define CAN1_MBRIF1 0xffc03224 /* CAN Controller 1 Mailbox Receive Interrupt Flag Register 1 */
333	#define CAN1_MBIM1 0xffc03228 /* CAN Controller 1 Mailbox Interrupt Mask Register 1 */
334	#define CAN1_RFH1 0xffc0322c /* CAN Controller 1 Remote Frame Handling Enable Register 1 */
335	#define CAN1_OPSS1 0xffc03230 /* CAN Controller 1 Overwrite Protection Single Shot Transmit Register 1 */
336
337	/* CAN Controller 1 Config 2 Registers */
338
339	#define CAN1_MC2 0xffc03240 /* CAN Controller 1 Mailbox Configuration Register 2 */
340	#define CAN1_MD2 0xffc03244 /* CAN Controller 1 Mailbox Direction Register 2 */
341	#define CAN1_TRS2 0xffc03248 /* CAN Controller 1 Transmit Request Set Register 2 */
342	#define CAN1_TRR2 0xffc0324c /* CAN Controller 1 Transmit Request Reset Register 2 */
343	#define CAN1_TA2 0xffc03250 /* CAN Controller 1 Transmit Acknowledge Register 2 */
344	#define CAN1_AA2 0xffc03254 /* CAN Controller 1 Abort Acknowledge Register 2 */
345	#define CAN1_RMP2 0xffc03258 /* CAN Controller 1 Receive Message Pending Register 2 */
346	#define CAN1_RML2 0xffc0325c /* CAN Controller 1 Receive Message Lost Register 2 */
347	#define CAN1_MBTIF2 0xffc03260 /* CAN Controller 1 Mailbox Transmit Interrupt Flag Register 2 */
348	#define CAN1_MBRIF2 0xffc03264 /* CAN Controller 1 Mailbox Receive Interrupt Flag Register 2 */
349	#define CAN1_MBIM2 0xffc03268 /* CAN Controller 1 Mailbox Interrupt Mask Register 2 */
350	#define CAN1_RFH2 0xffc0326c /* CAN Controller 1 Remote Frame Handling Enable Register 2 */
351	#define CAN1_OPSS2 0xffc03270 /* CAN Controller 1 Overwrite Protection Single Shot Transmit Register 2 */
352
353	/* CAN Controller 1 Clock/Interrupt/Counter Registers */
354
355	#define CAN1_CLOCK 0xffc03280 /* CAN Controller 1 Clock Register */
356	#define CAN1_TIMING 0xffc03284 /* CAN Controller 1 Timing Register */
357	#define CAN1_DEBUG 0xffc03288 /* CAN Controller 1 Debug Register */
358	#define CAN1_STATUS 0xffc0328c /* CAN Controller 1 Global Status Register */
359	#define CAN1_CEC 0xffc03290 /* CAN Controller 1 Error Counter Register */
360	#define CAN1_GIS 0xffc03294 /* CAN Controller 1 Global Interrupt Status Register */
361	#define CAN1_GIM 0xffc03298 /* CAN Controller 1 Global Interrupt Mask Register */
362	#define CAN1_GIF 0xffc0329c /* CAN Controller 1 Global Interrupt Flag Register */
363	#define CAN1_CONTROL 0xffc032a0 /* CAN Controller 1 Master Control Register */
364	#define CAN1_INTR 0xffc032a4 /* CAN Controller 1 Interrupt Pending Register */
365	#define CAN1_MBTD 0xffc032ac /* CAN Controller 1 Mailbox Temporary Disable Register */
366	#define CAN1_EWR 0xffc032b0 /* CAN Controller 1 Programmable Warning Level Register */
367	#define CAN1_ESR 0xffc032b4 /* CAN Controller 1 Error Status Register */
368	#define CAN1_UCCNT 0xffc032c4 /* CAN Controller 1 Universal Counter Register */
369	#define CAN1_UCRC 0xffc032c8 /* Universal Counter Reload/Capture Register */
370	#define CAN1_UCCNF 0xffc032cc /* CAN Controller 1 Universal Counter Configuration Register */
371
372	/* CAN Controller 1 Mailbox Acceptance Registers */
373
374	#define CAN1_AM00L 0xffc03300 /* CAN Controller 1 Mailbox 0 Acceptance Mask High Register */
375	#define CAN1_AM00H 0xffc03304 /* CAN Controller 1 Mailbox 0 Acceptance Mask Low Register */
376	#define CAN1_AM01L 0xffc03308 /* CAN Controller 1 Mailbox 1 Acceptance Mask High Register */
377	#define CAN1_AM01H 0xffc0330c /* CAN Controller 1 Mailbox 1 Acceptance Mask Low Register */
378	#define CAN1_AM02L 0xffc03310 /* CAN Controller 1 Mailbox 2 Acceptance Mask High Register */
379	#define CAN1_AM02H 0xffc03314 /* CAN Controller 1 Mailbox 2 Acceptance Mask Low Register */
380	#define CAN1_AM03L 0xffc03318 /* CAN Controller 1 Mailbox 3 Acceptance Mask High Register */
381	#define CAN1_AM03H 0xffc0331c /* CAN Controller 1 Mailbox 3 Acceptance Mask Low Register */
382	#define CAN1_AM04L 0xffc03320 /* CAN Controller 1 Mailbox 4 Acceptance Mask High Register */
383	#define CAN1_AM04H 0xffc03324 /* CAN Controller 1 Mailbox 4 Acceptance Mask Low Register */
384	#define CAN1_AM05L 0xffc03328 /* CAN Controller 1 Mailbox 5 Acceptance Mask High Register */
385	#define CAN1_AM05H 0xffc0332c /* CAN Controller 1 Mailbox 5 Acceptance Mask Low Register */
386	#define CAN1_AM06L 0xffc03330 /* CAN Controller 1 Mailbox 6 Acceptance Mask High Register */
387	#define CAN1_AM06H 0xffc03334 /* CAN Controller 1 Mailbox 6 Acceptance Mask Low Register */
388	#define CAN1_AM07L 0xffc03338 /* CAN Controller 1 Mailbox 7 Acceptance Mask High Register */
389	#define CAN1_AM07H 0xffc0333c /* CAN Controller 1 Mailbox 7 Acceptance Mask Low Register */
390	#define CAN1_AM08L 0xffc03340 /* CAN Controller 1 Mailbox 8 Acceptance Mask High Register */
391	#define CAN1_AM08H 0xffc03344 /* CAN Controller 1 Mailbox 8 Acceptance Mask Low Register */
392	#define CAN1_AM09L 0xffc03348 /* CAN Controller 1 Mailbox 9 Acceptance Mask High Register */
393	#define CAN1_AM09H 0xffc0334c /* CAN Controller 1 Mailbox 9 Acceptance Mask Low Register */
394	#define CAN1_AM10L 0xffc03350 /* CAN Controller 1 Mailbox 10 Acceptance Mask High Register */
395	#define CAN1_AM10H 0xffc03354 /* CAN Controller 1 Mailbox 10 Acceptance Mask Low Register */
396	#define CAN1_AM11L 0xffc03358 /* CAN Controller 1 Mailbox 11 Acceptance Mask High Register */
397	#define CAN1_AM11H 0xffc0335c /* CAN Controller 1 Mailbox 11 Acceptance Mask Low Register */
398	#define CAN1_AM12L 0xffc03360 /* CAN Controller 1 Mailbox 12 Acceptance Mask High Register */
399	#define CAN1_AM12H 0xffc03364 /* CAN Controller 1 Mailbox 12 Acceptance Mask Low Register */
400	#define CAN1_AM13L 0xffc03368 /* CAN Controller 1 Mailbox 13 Acceptance Mask High Register */
401	#define CAN1_AM13H 0xffc0336c /* CAN Controller 1 Mailbox 13 Acceptance Mask Low Register */
402	#define CAN1_AM14L 0xffc03370 /* CAN Controller 1 Mailbox 14 Acceptance Mask High Register */
403	#define CAN1_AM14H 0xffc03374 /* CAN Controller 1 Mailbox 14 Acceptance Mask Low Register */
404	#define CAN1_AM15L 0xffc03378 /* CAN Controller 1 Mailbox 15 Acceptance Mask High Register */
405	#define CAN1_AM15H 0xffc0337c /* CAN Controller 1 Mailbox 15 Acceptance Mask Low Register */
406
407	/* CAN Controller 1 Mailbox Acceptance Registers */
408
409	#define CAN1_AM16L 0xffc03380 /* CAN Controller 1 Mailbox 16 Acceptance Mask High Register */
410	#define CAN1_AM16H 0xffc03384 /* CAN Controller 1 Mailbox 16 Acceptance Mask Low Register */
411	#define CAN1_AM17L 0xffc03388 /* CAN Controller 1 Mailbox 17 Acceptance Mask High Register */
412	#define CAN1_AM17H 0xffc0338c /* CAN Controller 1 Mailbox 17 Acceptance Mask Low Register */
413	#define CAN1_AM18L 0xffc03390 /* CAN Controller 1 Mailbox 18 Acceptance Mask High Register */
414	#define CAN1_AM18H 0xffc03394 /* CAN Controller 1 Mailbox 18 Acceptance Mask Low Register */
415	#define CAN1_AM19L 0xffc03398 /* CAN Controller 1 Mailbox 19 Acceptance Mask High Register */
416	#define CAN1_AM19H 0xffc0339c /* CAN Controller 1 Mailbox 19 Acceptance Mask Low Register */
417	#define CAN1_AM20L 0xffc033a0 /* CAN Controller 1 Mailbox 20 Acceptance Mask High Register */
418	#define CAN1_AM20H 0xffc033a4 /* CAN Controller 1 Mailbox 20 Acceptance Mask Low Register */
419	#define CAN1_AM21L 0xffc033a8 /* CAN Controller 1 Mailbox 21 Acceptance Mask High Register */
420	#define CAN1_AM21H 0xffc033ac /* CAN Controller 1 Mailbox 21 Acceptance Mask Low Register */
421	#define CAN1_AM22L 0xffc033b0 /* CAN Controller 1 Mailbox 22 Acceptance Mask High Register */
422	#define CAN1_AM22H 0xffc033b4 /* CAN Controller 1 Mailbox 22 Acceptance Mask Low Register */
423	#define CAN1_AM23L 0xffc033b8 /* CAN Controller 1 Mailbox 23 Acceptance Mask High Register */
424	#define CAN1_AM23H 0xffc033bc /* CAN Controller 1 Mailbox 23 Acceptance Mask Low Register */
425	#define CAN1_AM24L 0xffc033c0 /* CAN Controller 1 Mailbox 24 Acceptance Mask High Register */
426	#define CAN1_AM24H 0xffc033c4 /* CAN Controller 1 Mailbox 24 Acceptance Mask Low Register */
427	#define CAN1_AM25L 0xffc033c8 /* CAN Controller 1 Mailbox 25 Acceptance Mask High Register */
428	#define CAN1_AM25H 0xffc033cc /* CAN Controller 1 Mailbox 25 Acceptance Mask Low Register */
429	#define CAN1_AM26L 0xffc033d0 /* CAN Controller 1 Mailbox 26 Acceptance Mask High Register */
430	#define CAN1_AM26H 0xffc033d4 /* CAN Controller 1 Mailbox 26 Acceptance Mask Low Register */
431	#define CAN1_AM27L 0xffc033d8 /* CAN Controller 1 Mailbox 27 Acceptance Mask High Register */
432	#define CAN1_AM27H 0xffc033dc /* CAN Controller 1 Mailbox 27 Acceptance Mask Low Register */
433	#define CAN1_AM28L 0xffc033e0 /* CAN Controller 1 Mailbox 28 Acceptance Mask High Register */
434	#define CAN1_AM28H 0xffc033e4 /* CAN Controller 1 Mailbox 28 Acceptance Mask Low Register */
435	#define CAN1_AM29L 0xffc033e8 /* CAN Controller 1 Mailbox 29 Acceptance Mask High Register */
436	#define CAN1_AM29H 0xffc033ec /* CAN Controller 1 Mailbox 29 Acceptance Mask Low Register */
437	#define CAN1_AM30L 0xffc033f0 /* CAN Controller 1 Mailbox 30 Acceptance Mask High Register */
438	#define CAN1_AM30H 0xffc033f4 /* CAN Controller 1 Mailbox 30 Acceptance Mask Low Register */
439	#define CAN1_AM31L 0xffc033f8 /* CAN Controller 1 Mailbox 31 Acceptance Mask High Register */
440	#define CAN1_AM31H 0xffc033fc /* CAN Controller 1 Mailbox 31 Acceptance Mask Low Register */
441
442	/* CAN Controller 1 Mailbox Data Registers */
443
444	#define CAN1_MB00_DATA0 0xffc03400 /* CAN Controller 1 Mailbox 0 Data 0 Register */
445	#define CAN1_MB00_DATA1 0xffc03404 /* CAN Controller 1 Mailbox 0 Data 1 Register */
446	#define CAN1_MB00_DATA2 0xffc03408 /* CAN Controller 1 Mailbox 0 Data 2 Register */
447	#define CAN1_MB00_DATA3 0xffc0340c /* CAN Controller 1 Mailbox 0 Data 3 Register */
448	#define CAN1_MB00_LENGTH 0xffc03410 /* CAN Controller 1 Mailbox 0 Length Register */
449	#define CAN1_MB00_TIMESTAMP 0xffc03414 /* CAN Controller 1 Mailbox 0 Timestamp Register */
450	#define CAN1_MB00_ID0 0xffc03418 /* CAN Controller 1 Mailbox 0 ID0 Register */
451	#define CAN1_MB00_ID1 0xffc0341c /* CAN Controller 1 Mailbox 0 ID1 Register */
452	#define CAN1_MB01_DATA0 0xffc03420 /* CAN Controller 1 Mailbox 1 Data 0 Register */
453	#define CAN1_MB01_DATA1 0xffc03424 /* CAN Controller 1 Mailbox 1 Data 1 Register */
454	#define CAN1_MB01_DATA2 0xffc03428 /* CAN Controller 1 Mailbox 1 Data 2 Register */
455	#define CAN1_MB01_DATA3 0xffc0342c /* CAN Controller 1 Mailbox 1 Data 3 Register */
456	#define CAN1_MB01_LENGTH 0xffc03430 /* CAN Controller 1 Mailbox 1 Length Register */
457	#define CAN1_MB01_TIMESTAMP 0xffc03434 /* CAN Controller 1 Mailbox 1 Timestamp Register */
458	#define CAN1_MB01_ID0 0xffc03438 /* CAN Controller 1 Mailbox 1 ID0 Register */
459	#define CAN1_MB01_ID1 0xffc0343c /* CAN Controller 1 Mailbox 1 ID1 Register */
460	#define CAN1_MB02_DATA0 0xffc03440 /* CAN Controller 1 Mailbox 2 Data 0 Register */
461	#define CAN1_MB02_DATA1 0xffc03444 /* CAN Controller 1 Mailbox 2 Data 1 Register */
462	#define CAN1_MB02_DATA2 0xffc03448 /* CAN Controller 1 Mailbox 2 Data 2 Register */
463	#define CAN1_MB02_DATA3 0xffc0344c /* CAN Controller 1 Mailbox 2 Data 3 Register */
464	#define CAN1_MB02_LENGTH 0xffc03450 /* CAN Controller 1 Mailbox 2 Length Register */
465	#define CAN1_MB02_TIMESTAMP 0xffc03454 /* CAN Controller 1 Mailbox 2 Timestamp Register */
466	#define CAN1_MB02_ID0 0xffc03458 /* CAN Controller 1 Mailbox 2 ID0 Register */
467	#define CAN1_MB02_ID1 0xffc0345c /* CAN Controller 1 Mailbox 2 ID1 Register */
468	#define CAN1_MB03_DATA0 0xffc03460 /* CAN Controller 1 Mailbox 3 Data 0 Register */
469	#define CAN1_MB03_DATA1 0xffc03464 /* CAN Controller 1 Mailbox 3 Data 1 Register */
470	#define CAN1_MB03_DATA2 0xffc03468 /* CAN Controller 1 Mailbox 3 Data 2 Register */
471	#define CAN1_MB03_DATA3 0xffc0346c /* CAN Controller 1 Mailbox 3 Data 3 Register */
472	#define CAN1_MB03_LENGTH 0xffc03470 /* CAN Controller 1 Mailbox 3 Length Register */
473	#define CAN1_MB03_TIMESTAMP 0xffc03474 /* CAN Controller 1 Mailbox 3 Timestamp Register */
474	#define CAN1_MB03_ID0 0xffc03478 /* CAN Controller 1 Mailbox 3 ID0 Register */
475	#define CAN1_MB03_ID1 0xffc0347c /* CAN Controller 1 Mailbox 3 ID1 Register */
476	#define CAN1_MB04_DATA0 0xffc03480 /* CAN Controller 1 Mailbox 4 Data 0 Register */
477	#define CAN1_MB04_DATA1 0xffc03484 /* CAN Controller 1 Mailbox 4 Data 1 Register */
478	#define CAN1_MB04_DATA2 0xffc03488 /* CAN Controller 1 Mailbox 4 Data 2 Register */
479	#define CAN1_MB04_DATA3 0xffc0348c /* CAN Controller 1 Mailbox 4 Data 3 Register */
480	#define CAN1_MB04_LENGTH 0xffc03490 /* CAN Controller 1 Mailbox 4 Length Register */
481	#define CAN1_MB04_TIMESTAMP 0xffc03494 /* CAN Controller 1 Mailbox 4 Timestamp Register */
482	#define CAN1_MB04_ID0 0xffc03498 /* CAN Controller 1 Mailbox 4 ID0 Register */
483	#define CAN1_MB04_ID1 0xffc0349c /* CAN Controller 1 Mailbox 4 ID1 Register */
484	#define CAN1_MB05_DATA0 0xffc034a0 /* CAN Controller 1 Mailbox 5 Data 0 Register */
485	#define CAN1_MB05_DATA1 0xffc034a4 /* CAN Controller 1 Mailbox 5 Data 1 Register */
486	#define CAN1_MB05_DATA2 0xffc034a8 /* CAN Controller 1 Mailbox 5 Data 2 Register */
487	#define CAN1_MB05_DATA3 0xffc034ac /* CAN Controller 1 Mailbox 5 Data 3 Register */
488	#define CAN1_MB05_LENGTH 0xffc034b0 /* CAN Controller 1 Mailbox 5 Length Register */
489	#define CAN1_MB05_TIMESTAMP 0xffc034b4 /* CAN Controller 1 Mailbox 5 Timestamp Register */
490	#define CAN1_MB05_ID0 0xffc034b8 /* CAN Controller 1 Mailbox 5 ID0 Register */
491	#define CAN1_MB05_ID1 0xffc034bc /* CAN Controller 1 Mailbox 5 ID1 Register */
492	#define CAN1_MB06_DATA0 0xffc034c0 /* CAN Controller 1 Mailbox 6 Data 0 Register */
493	#define CAN1_MB06_DATA1 0xffc034c4 /* CAN Controller 1 Mailbox 6 Data 1 Register */
494	#define CAN1_MB06_DATA2 0xffc034c8 /* CAN Controller 1 Mailbox 6 Data 2 Register */
495	#define CAN1_MB06_DATA3 0xffc034cc /* CAN Controller 1 Mailbox 6 Data 3 Register */
496	#define CAN1_MB06_LENGTH 0xffc034d0 /* CAN Controller 1 Mailbox 6 Length Register */
497	#define CAN1_MB06_TIMESTAMP 0xffc034d4 /* CAN Controller 1 Mailbox 6 Timestamp Register */
498	#define CAN1_MB06_ID0 0xffc034d8 /* CAN Controller 1 Mailbox 6 ID0 Register */
499	#define CAN1_MB06_ID1 0xffc034dc /* CAN Controller 1 Mailbox 6 ID1 Register */
500	#define CAN1_MB07_DATA0 0xffc034e0 /* CAN Controller 1 Mailbox 7 Data 0 Register */
501	#define CAN1_MB07_DATA1 0xffc034e4 /* CAN Controller 1 Mailbox 7 Data 1 Register */
502	#define CAN1_MB07_DATA2 0xffc034e8 /* CAN Controller 1 Mailbox 7 Data 2 Register */
503	#define CAN1_MB07_DATA3 0xffc034ec /* CAN Controller 1 Mailbox 7 Data 3 Register */
504	#define CAN1_MB07_LENGTH 0xffc034f0 /* CAN Controller 1 Mailbox 7 Length Register */
505	#define CAN1_MB07_TIMESTAMP 0xffc034f4 /* CAN Controller 1 Mailbox 7 Timestamp Register */
506	#define CAN1_MB07_ID0 0xffc034f8 /* CAN Controller 1 Mailbox 7 ID0 Register */
507	#define CAN1_MB07_ID1 0xffc034fc /* CAN Controller 1 Mailbox 7 ID1 Register */
508	#define CAN1_MB08_DATA0 0xffc03500 /* CAN Controller 1 Mailbox 8 Data 0 Register */
509	#define CAN1_MB08_DATA1 0xffc03504 /* CAN Controller 1 Mailbox 8 Data 1 Register */
510	#define CAN1_MB08_DATA2 0xffc03508 /* CAN Controller 1 Mailbox 8 Data 2 Register */
511	#define CAN1_MB08_DATA3 0xffc0350c /* CAN Controller 1 Mailbox 8 Data 3 Register */
512	#define CAN1_MB08_LENGTH 0xffc03510 /* CAN Controller 1 Mailbox 8 Length Register */
513	#define CAN1_MB08_TIMESTAMP 0xffc03514 /* CAN Controller 1 Mailbox 8 Timestamp Register */
514	#define CAN1_MB08_ID0 0xffc03518 /* CAN Controller 1 Mailbox 8 ID0 Register */
515	#define CAN1_MB08_ID1 0xffc0351c /* CAN Controller 1 Mailbox 8 ID1 Register */
516	#define CAN1_MB09_DATA0 0xffc03520 /* CAN Controller 1 Mailbox 9 Data 0 Register */
517	#define CAN1_MB09_DATA1 0xffc03524 /* CAN Controller 1 Mailbox 9 Data 1 Register */
518	#define CAN1_MB09_DATA2 0xffc03528 /* CAN Controller 1 Mailbox 9 Data 2 Register */
519	#define CAN1_MB09_DATA3 0xffc0352c /* CAN Controller 1 Mailbox 9 Data 3 Register */
520	#define CAN1_MB09_LENGTH 0xffc03530 /* CAN Controller 1 Mailbox 9 Length Register */
521	#define CAN1_MB09_TIMESTAMP 0xffc03534 /* CAN Controller 1 Mailbox 9 Timestamp Register */
522	#define CAN1_MB09_ID0 0xffc03538 /* CAN Controller 1 Mailbox 9 ID0 Register */
523	#define CAN1_MB09_ID1 0xffc0353c /* CAN Controller 1 Mailbox 9 ID1 Register */
524	#define CAN1_MB10_DATA0 0xffc03540 /* CAN Controller 1 Mailbox 10 Data 0 Register */
525	#define CAN1_MB10_DATA1 0xffc03544 /* CAN Controller 1 Mailbox 10 Data 1 Register */
526	#define CAN1_MB10_DATA2 0xffc03548 /* CAN Controller 1 Mailbox 10 Data 2 Register */
527	#define CAN1_MB10_DATA3 0xffc0354c /* CAN Controller 1 Mailbox 10 Data 3 Register */
528	#define CAN1_MB10_LENGTH 0xffc03550 /* CAN Controller 1 Mailbox 10 Length Register */
529	#define CAN1_MB10_TIMESTAMP 0xffc03554 /* CAN Controller 1 Mailbox 10 Timestamp Register */
530	#define CAN1_MB10_ID0 0xffc03558 /* CAN Controller 1 Mailbox 10 ID0 Register */
531	#define CAN1_MB10_ID1 0xffc0355c /* CAN Controller 1 Mailbox 10 ID1 Register */
532	#define CAN1_MB11_DATA0 0xffc03560 /* CAN Controller 1 Mailbox 11 Data 0 Register */
533	#define CAN1_MB11_DATA1 0xffc03564 /* CAN Controller 1 Mailbox 11 Data 1 Register */
534	#define CAN1_MB11_DATA2 0xffc03568 /* CAN Controller 1 Mailbox 11 Data 2 Register */
535	#define CAN1_MB11_DATA3 0xffc0356c /* CAN Controller 1 Mailbox 11 Data 3 Register */
536	#define CAN1_MB11_LENGTH 0xffc03570 /* CAN Controller 1 Mailbox 11 Length Register */
537	#define CAN1_MB11_TIMESTAMP 0xffc03574 /* CAN Controller 1 Mailbox 11 Timestamp Register */
538	#define CAN1_MB11_ID0 0xffc03578 /* CAN Controller 1 Mailbox 11 ID0 Register */
539	#define CAN1_MB11_ID1 0xffc0357c /* CAN Controller 1 Mailbox 11 ID1 Register */
540	#define CAN1_MB12_DATA0 0xffc03580 /* CAN Controller 1 Mailbox 12 Data 0 Register */
541	#define CAN1_MB12_DATA1 0xffc03584 /* CAN Controller 1 Mailbox 12 Data 1 Register */
542	#define CAN1_MB12_DATA2 0xffc03588 /* CAN Controller 1 Mailbox 12 Data 2 Register */
543	#define CAN1_MB12_DATA3 0xffc0358c /* CAN Controller 1 Mailbox 12 Data 3 Register */
544	#define CAN1_MB12_LENGTH 0xffc03590 /* CAN Controller 1 Mailbox 12 Length Register */
545	#define CAN1_MB12_TIMESTAMP 0xffc03594 /* CAN Controller 1 Mailbox 12 Timestamp Register */
546	#define CAN1_MB12_ID0 0xffc03598 /* CAN Controller 1 Mailbox 12 ID0 Register */
547	#define CAN1_MB12_ID1 0xffc0359c /* CAN Controller 1 Mailbox 12 ID1 Register */
548	#define CAN1_MB13_DATA0 0xffc035a0 /* CAN Controller 1 Mailbox 13 Data 0 Register */
549	#define CAN1_MB13_DATA1 0xffc035a4 /* CAN Controller 1 Mailbox 13 Data 1 Register */
550	#define CAN1_MB13_DATA2 0xffc035a8 /* CAN Controller 1 Mailbox 13 Data 2 Register */
551	#define CAN1_MB13_DATA3 0xffc035ac /* CAN Controller 1 Mailbox 13 Data 3 Register */
552	#define CAN1_MB13_LENGTH 0xffc035b0 /* CAN Controller 1 Mailbox 13 Length Register */
553	#define CAN1_MB13_TIMESTAMP 0xffc035b4 /* CAN Controller 1 Mailbox 13 Timestamp Register */
554	#define CAN1_MB13_ID0 0xffc035b8 /* CAN Controller 1 Mailbox 13 ID0 Register */
555	#define CAN1_MB13_ID1 0xffc035bc /* CAN Controller 1 Mailbox 13 ID1 Register */
556	#define CAN1_MB14_DATA0 0xffc035c0 /* CAN Controller 1 Mailbox 14 Data 0 Register */
557	#define CAN1_MB14_DATA1 0xffc035c4 /* CAN Controller 1 Mailbox 14 Data 1 Register */
558	#define CAN1_MB14_DATA2 0xffc035c8 /* CAN Controller 1 Mailbox 14 Data 2 Register */
559	#define CAN1_MB14_DATA3 0xffc035cc /* CAN Controller 1 Mailbox 14 Data 3 Register */
560	#define CAN1_MB14_LENGTH 0xffc035d0 /* CAN Controller 1 Mailbox 14 Length Register */
561	#define CAN1_MB14_TIMESTAMP 0xffc035d4 /* CAN Controller 1 Mailbox 14 Timestamp Register */
562	#define CAN1_MB14_ID0 0xffc035d8 /* CAN Controller 1 Mailbox 14 ID0 Register */
563	#define CAN1_MB14_ID1 0xffc035dc /* CAN Controller 1 Mailbox 14 ID1 Register */
564	#define CAN1_MB15_DATA0 0xffc035e0 /* CAN Controller 1 Mailbox 15 Data 0 Register */
565	#define CAN1_MB15_DATA1 0xffc035e4 /* CAN Controller 1 Mailbox 15 Data 1 Register */
566	#define CAN1_MB15_DATA2 0xffc035e8 /* CAN Controller 1 Mailbox 15 Data 2 Register */
567	#define CAN1_MB15_DATA3 0xffc035ec /* CAN Controller 1 Mailbox 15 Data 3 Register */
568	#define CAN1_MB15_LENGTH 0xffc035f0 /* CAN Controller 1 Mailbox 15 Length Register */
569	#define CAN1_MB15_TIMESTAMP 0xffc035f4 /* CAN Controller 1 Mailbox 15 Timestamp Register */
570	#define CAN1_MB15_ID0 0xffc035f8 /* CAN Controller 1 Mailbox 15 ID0 Register */
571	#define CAN1_MB15_ID1 0xffc035fc /* CAN Controller 1 Mailbox 15 ID1 Register */
572
573	/* CAN Controller 1 Mailbox Data Registers */
574
575	#define CAN1_MB16_DATA0 0xffc03600 /* CAN Controller 1 Mailbox 16 Data 0 Register */
576	#define CAN1_MB16_DATA1 0xffc03604 /* CAN Controller 1 Mailbox 16 Data 1 Register */
577	#define CAN1_MB16_DATA2 0xffc03608 /* CAN Controller 1 Mailbox 16 Data 2 Register */
578	#define CAN1_MB16_DATA3 0xffc0360c /* CAN Controller 1 Mailbox 16 Data 3 Register */
579	#define CAN1_MB16_LENGTH 0xffc03610 /* CAN Controller 1 Mailbox 16 Length Register */
580	#define CAN1_MB16_TIMESTAMP 0xffc03614 /* CAN Controller 1 Mailbox 16 Timestamp Register */
581	#define CAN1_MB16_ID0 0xffc03618 /* CAN Controller 1 Mailbox 16 ID0 Register */
582	#define CAN1_MB16_ID1 0xffc0361c /* CAN Controller 1 Mailbox 16 ID1 Register */
583	#define CAN1_MB17_DATA0 0xffc03620 /* CAN Controller 1 Mailbox 17 Data 0 Register */
584	#define CAN1_MB17_DATA1 0xffc03624 /* CAN Controller 1 Mailbox 17 Data 1 Register */
585	#define CAN1_MB17_DATA2 0xffc03628 /* CAN Controller 1 Mailbox 17 Data 2 Register */
586	#define CAN1_MB17_DATA3 0xffc0362c /* CAN Controller 1 Mailbox 17 Data 3 Register */
587	#define CAN1_MB17_LENGTH 0xffc03630 /* CAN Controller 1 Mailbox 17 Length Register */
588	#define CAN1_MB17_TIMESTAMP 0xffc03634 /* CAN Controller 1 Mailbox 17 Timestamp Register */
589	#define CAN1_MB17_ID0 0xffc03638 /* CAN Controller 1 Mailbox 17 ID0 Register */
590	#define CAN1_MB17_ID1 0xffc0363c /* CAN Controller 1 Mailbox 17 ID1 Register */
591	#define CAN1_MB18_DATA0 0xffc03640 /* CAN Controller 1 Mailbox 18 Data 0 Register */
592	#define CAN1_MB18_DATA1 0xffc03644 /* CAN Controller 1 Mailbox 18 Data 1 Register */
593	#define CAN1_MB18_DATA2 0xffc03648 /* CAN Controller 1 Mailbox 18 Data 2 Register */
594	#define CAN1_MB18_DATA3 0xffc0364c /* CAN Controller 1 Mailbox 18 Data 3 Register */
595	#define CAN1_MB18_LENGTH 0xffc03650 /* CAN Controller 1 Mailbox 18 Length Register */
596	#define CAN1_MB18_TIMESTAMP 0xffc03654 /* CAN Controller 1 Mailbox 18 Timestamp Register */
597	#define CAN1_MB18_ID0 0xffc03658 /* CAN Controller 1 Mailbox 18 ID0 Register */
598	#define CAN1_MB18_ID1 0xffc0365c /* CAN Controller 1 Mailbox 18 ID1 Register */
599	#define CAN1_MB19_DATA0 0xffc03660 /* CAN Controller 1 Mailbox 19 Data 0 Register */
600	#define CAN1_MB19_DATA1 0xffc03664 /* CAN Controller 1 Mailbox 19 Data 1 Register */
601	#define CAN1_MB19_DATA2 0xffc03668 /* CAN Controller 1 Mailbox 19 Data 2 Register */
602	#define CAN1_MB19_DATA3 0xffc0366c /* CAN Controller 1 Mailbox 19 Data 3 Register */
603	#define CAN1_MB19_LENGTH 0xffc03670 /* CAN Controller 1 Mailbox 19 Length Register */
604	#define CAN1_MB19_TIMESTAMP 0xffc03674 /* CAN Controller 1 Mailbox 19 Timestamp Register */
605	#define CAN1_MB19_ID0 0xffc03678 /* CAN Controller 1 Mailbox 19 ID0 Register */
606	#define CAN1_MB19_ID1 0xffc0367c /* CAN Controller 1 Mailbox 19 ID1 Register */
607	#define CAN1_MB20_DATA0 0xffc03680 /* CAN Controller 1 Mailbox 20 Data 0 Register */
608	#define CAN1_MB20_DATA1 0xffc03684 /* CAN Controller 1 Mailbox 20 Data 1 Register */
609	#define CAN1_MB20_DATA2 0xffc03688 /* CAN Controller 1 Mailbox 20 Data 2 Register */
610	#define CAN1_MB20_DATA3 0xffc0368c /* CAN Controller 1 Mailbox 20 Data 3 Register */
611	#define CAN1_MB20_LENGTH 0xffc03690 /* CAN Controller 1 Mailbox 20 Length Register */
612	#define CAN1_MB20_TIMESTAMP 0xffc03694 /* CAN Controller 1 Mailbox 20 Timestamp Register */
613	#define CAN1_MB20_ID0 0xffc03698 /* CAN Controller 1 Mailbox 20 ID0 Register */
614	#define CAN1_MB20_ID1 0xffc0369c /* CAN Controller 1 Mailbox 20 ID1 Register */
615	#define CAN1_MB21_DATA0 0xffc036a0 /* CAN Controller 1 Mailbox 21 Data 0 Register */
616	#define CAN1_MB21_DATA1 0xffc036a4 /* CAN Controller 1 Mailbox 21 Data 1 Register */
617	#define CAN1_MB21_DATA2 0xffc036a8 /* CAN Controller 1 Mailbox 21 Data 2 Register */
618	#define CAN1_MB21_DATA3 0xffc036ac /* CAN Controller 1 Mailbox 21 Data 3 Register */
619	#define CAN1_MB21_LENGTH 0xffc036b0 /* CAN Controller 1 Mailbox 21 Length Register */
620	#define CAN1_MB21_TIMESTAMP 0xffc036b4 /* CAN Controller 1 Mailbox 21 Timestamp Register */
621	#define CAN1_MB21_ID0 0xffc036b8 /* CAN Controller 1 Mailbox 21 ID0 Register */
622	#define CAN1_MB21_ID1 0xffc036bc /* CAN Controller 1 Mailbox 21 ID1 Register */
623	#define CAN1_MB22_DATA0 0xffc036c0 /* CAN Controller 1 Mailbox 22 Data 0 Register */
624	#define CAN1_MB22_DATA1 0xffc036c4 /* CAN Controller 1 Mailbox 22 Data 1 Register */
625	#define CAN1_MB22_DATA2 0xffc036c8 /* CAN Controller 1 Mailbox 22 Data 2 Register */
626	#define CAN1_MB22_DATA3 0xffc036cc /* CAN Controller 1 Mailbox 22 Data 3 Register */
627	#define CAN1_MB22_LENGTH 0xffc036d0 /* CAN Controller 1 Mailbox 22 Length Register */
628	#define CAN1_MB22_TIMESTAMP 0xffc036d4 /* CAN Controller 1 Mailbox 22 Timestamp Register */
629	#define CAN1_MB22_ID0 0xffc036d8 /* CAN Controller 1 Mailbox 22 ID0 Register */
630	#define CAN1_MB22_ID1 0xffc036dc /* CAN Controller 1 Mailbox 22 ID1 Register */
631	#define CAN1_MB23_DATA0 0xffc036e0 /* CAN Controller 1 Mailbox 23 Data 0 Register */
632	#define CAN1_MB23_DATA1 0xffc036e4 /* CAN Controller 1 Mailbox 23 Data 1 Register */
633	#define CAN1_MB23_DATA2 0xffc036e8 /* CAN Controller 1 Mailbox 23 Data 2 Register */
634	#define CAN1_MB23_DATA3 0xffc036ec /* CAN Controller 1 Mailbox 23 Data 3 Register */
635	#define CAN1_MB23_LENGTH 0xffc036f0 /* CAN Controller 1 Mailbox 23 Length Register */
636	#define CAN1_MB23_TIMESTAMP 0xffc036f4 /* CAN Controller 1 Mailbox 23 Timestamp Register */
637	#define CAN1_MB23_ID0 0xffc036f8 /* CAN Controller 1 Mailbox 23 ID0 Register */
638	#define CAN1_MB23_ID1 0xffc036fc /* CAN Controller 1 Mailbox 23 ID1 Register */
639	#define CAN1_MB24_DATA0 0xffc03700 /* CAN Controller 1 Mailbox 24 Data 0 Register */
640	#define CAN1_MB24_DATA1 0xffc03704 /* CAN Controller 1 Mailbox 24 Data 1 Register */
641	#define CAN1_MB24_DATA2 0xffc03708 /* CAN Controller 1 Mailbox 24 Data 2 Register */
642	#define CAN1_MB24_DATA3 0xffc0370c /* CAN Controller 1 Mailbox 24 Data 3 Register */
643	#define CAN1_MB24_LENGTH 0xffc03710 /* CAN Controller 1 Mailbox 24 Length Register */
644	#define CAN1_MB24_TIMESTAMP 0xffc03714 /* CAN Controller 1 Mailbox 24 Timestamp Register */
645	#define CAN1_MB24_ID0 0xffc03718 /* CAN Controller 1 Mailbox 24 ID0 Register */
646	#define CAN1_MB24_ID1 0xffc0371c /* CAN Controller 1 Mailbox 24 ID1 Register */
647	#define CAN1_MB25_DATA0 0xffc03720 /* CAN Controller 1 Mailbox 25 Data 0 Register */
648	#define CAN1_MB25_DATA1 0xffc03724 /* CAN Controller 1 Mailbox 25 Data 1 Register */
649	#define CAN1_MB25_DATA2 0xffc03728 /* CAN Controller 1 Mailbox 25 Data 2 Register */
650	#define CAN1_MB25_DATA3 0xffc0372c /* CAN Controller 1 Mailbox 25 Data 3 Register */
651	#define CAN1_MB25_LENGTH 0xffc03730 /* CAN Controller 1 Mailbox 25 Length Register */
652	#define CAN1_MB25_TIMESTAMP 0xffc03734 /* CAN Controller 1 Mailbox 25 Timestamp Register */
653	#define CAN1_MB25_ID0 0xffc03738 /* CAN Controller 1 Mailbox 25 ID0 Register */
654	#define CAN1_MB25_ID1 0xffc0373c /* CAN Controller 1 Mailbox 25 ID1 Register */
655	#define CAN1_MB26_DATA0 0xffc03740 /* CAN Controller 1 Mailbox 26 Data 0 Register */
656	#define CAN1_MB26_DATA1 0xffc03744 /* CAN Controller 1 Mailbox 26 Data 1 Register */
657	#define CAN1_MB26_DATA2 0xffc03748 /* CAN Controller 1 Mailbox 26 Data 2 Register */
658	#define CAN1_MB26_DATA3 0xffc0374c /* CAN Controller 1 Mailbox 26 Data 3 Register */
659	#define CAN1_MB26_LENGTH 0xffc03750 /* CAN Controller 1 Mailbox 26 Length Register */
660	#define CAN1_MB26_TIMESTAMP 0xffc03754 /* CAN Controller 1 Mailbox 26 Timestamp Register */
661	#define CAN1_MB26_ID0 0xffc03758 /* CAN Controller 1 Mailbox 26 ID0 Register */
662	#define CAN1_MB26_ID1 0xffc0375c /* CAN Controller 1 Mailbox 26 ID1 Register */
663	#define CAN1_MB27_DATA0 0xffc03760 /* CAN Controller 1 Mailbox 27 Data 0 Register */
664	#define CAN1_MB27_DATA1 0xffc03764 /* CAN Controller 1 Mailbox 27 Data 1 Register */
665	#define CAN1_MB27_DATA2 0xffc03768 /* CAN Controller 1 Mailbox 27 Data 2 Register */
666	#define CAN1_MB27_DATA3 0xffc0376c /* CAN Controller 1 Mailbox 27 Data 3 Register */
667	#define CAN1_MB27_LENGTH 0xffc03770 /* CAN Controller 1 Mailbox 27 Length Register */
668	#define CAN1_MB27_TIMESTAMP 0xffc03774 /* CAN Controller 1 Mailbox 27 Timestamp Register */
669	#define CAN1_MB27_ID0 0xffc03778 /* CAN Controller 1 Mailbox 27 ID0 Register */
670	#define CAN1_MB27_ID1 0xffc0377c /* CAN Controller 1 Mailbox 27 ID1 Register */
671	#define CAN1_MB28_DATA0 0xffc03780 /* CAN Controller 1 Mailbox 28 Data 0 Register */
672	#define CAN1_MB28_DATA1 0xffc03784 /* CAN Controller 1 Mailbox 28 Data 1 Register */
673	#define CAN1_MB28_DATA2 0xffc03788 /* CAN Controller 1 Mailbox 28 Data 2 Register */
674	#define CAN1_MB28_DATA3 0xffc0378c /* CAN Controller 1 Mailbox 28 Data 3 Register */
675	#define CAN1_MB28_LENGTH 0xffc03790 /* CAN Controller 1 Mailbox 28 Length Register */
676	#define CAN1_MB28_TIMESTAMP 0xffc03794 /* CAN Controller 1 Mailbox 28 Timestamp Register */
677	#define CAN1_MB28_ID0 0xffc03798 /* CAN Controller 1 Mailbox 28 ID0 Register */
678	#define CAN1_MB28_ID1 0xffc0379c /* CAN Controller 1 Mailbox 28 ID1 Register */
679	#define CAN1_MB29_DATA0 0xffc037a0 /* CAN Controller 1 Mailbox 29 Data 0 Register */
680	#define CAN1_MB29_DATA1 0xffc037a4 /* CAN Controller 1 Mailbox 29 Data 1 Register */
681	#define CAN1_MB29_DATA2 0xffc037a8 /* CAN Controller 1 Mailbox 29 Data 2 Register */
682	#define CAN1_MB29_DATA3 0xffc037ac /* CAN Controller 1 Mailbox 29 Data 3 Register */
683	#define CAN1_MB29_LENGTH 0xffc037b0 /* CAN Controller 1 Mailbox 29 Length Register */
684	#define CAN1_MB29_TIMESTAMP 0xffc037b4 /* CAN Controller 1 Mailbox 29 Timestamp Register */
685	#define CAN1_MB29_ID0 0xffc037b8 /* CAN Controller 1 Mailbox 29 ID0 Register */
686	#define CAN1_MB29_ID1 0xffc037bc /* CAN Controller 1 Mailbox 29 ID1 Register */
687	#define CAN1_MB30_DATA0 0xffc037c0 /* CAN Controller 1 Mailbox 30 Data 0 Register */
688	#define CAN1_MB30_DATA1 0xffc037c4 /* CAN Controller 1 Mailbox 30 Data 1 Register */
689	#define CAN1_MB30_DATA2 0xffc037c8 /* CAN Controller 1 Mailbox 30 Data 2 Register */
690	#define CAN1_MB30_DATA3 0xffc037cc /* CAN Controller 1 Mailbox 30 Data 3 Register */
691	#define CAN1_MB30_LENGTH 0xffc037d0 /* CAN Controller 1 Mailbox 30 Length Register */
692	#define CAN1_MB30_TIMESTAMP 0xffc037d4 /* CAN Controller 1 Mailbox 30 Timestamp Register */
693	#define CAN1_MB30_ID0 0xffc037d8 /* CAN Controller 1 Mailbox 30 ID0 Register */
694	#define CAN1_MB30_ID1 0xffc037dc /* CAN Controller 1 Mailbox 30 ID1 Register */
695	#define CAN1_MB31_DATA0 0xffc037e0 /* CAN Controller 1 Mailbox 31 Data 0 Register */
696	#define CAN1_MB31_DATA1 0xffc037e4 /* CAN Controller 1 Mailbox 31 Data 1 Register */
697	#define CAN1_MB31_DATA2 0xffc037e8 /* CAN Controller 1 Mailbox 31 Data 2 Register */
698	#define CAN1_MB31_DATA3 0xffc037ec /* CAN Controller 1 Mailbox 31 Data 3 Register */
699	#define CAN1_MB31_LENGTH 0xffc037f0 /* CAN Controller 1 Mailbox 31 Length Register */
700	#define CAN1_MB31_TIMESTAMP 0xffc037f4 /* CAN Controller 1 Mailbox 31 Timestamp Register */
701	#define CAN1_MB31_ID0 0xffc037f8 /* CAN Controller 1 Mailbox 31 ID0 Register */
702	#define CAN1_MB31_ID1 0xffc037fc /* CAN Controller 1 Mailbox 31 ID1 Register */
703
704	/* ATAPI Registers */
705
706	#define ATAPI_CONTROL 0xffc03800 /* ATAPI Control Register */
707	#define ATAPI_STATUS 0xffc03804 /* ATAPI Status Register */
708	#define ATAPI_DEV_ADDR 0xffc03808 /* ATAPI Device Register Address */
709	#define ATAPI_DEV_TXBUF 0xffc0380c /* ATAPI Device Register Write Data */
710	#define ATAPI_DEV_RXBUF 0xffc03810 /* ATAPI Device Register Read Data */
711	#define ATAPI_INT_MASK 0xffc03814 /* ATAPI Interrupt Mask Register */
712	#define ATAPI_INT_STATUS 0xffc03818 /* ATAPI Interrupt Status Register */
713	#define ATAPI_XFER_LEN 0xffc0381c /* ATAPI Length of Transfer */
714	#define ATAPI_LINE_STATUS 0xffc03820 /* ATAPI Line Status */
715	#define ATAPI_SM_STATE 0xffc03824 /* ATAPI State Machine Status */
716	#define ATAPI_TERMINATE 0xffc03828 /* ATAPI Host Terminate */
717	#define ATAPI_PIO_TFRCNT 0xffc0382c /* ATAPI PIO mode transfer count */
718	#define ATAPI_DMA_TFRCNT 0xffc03830 /* ATAPI DMA mode transfer count */
719	#define ATAPI_UMAIN_TFRCNT 0xffc03834 /* ATAPI UDMAIN transfer count */
720	#define ATAPI_UDMAOUT_TFRCNT 0xffc03838 /* ATAPI UDMAOUT transfer count */
721	#define ATAPI_REG_TIM_0 0xffc03840 /* ATAPI Register Transfer Timing 0 */
722	#define ATAPI_PIO_TIM_0 0xffc03844 /* ATAPI PIO Timing 0 Register */
723	#define ATAPI_PIO_TIM_1 0xffc03848 /* ATAPI PIO Timing 1 Register */
724	#define ATAPI_MULTI_TIM_0 0xffc03850 /* ATAPI Multi-DMA Timing 0 Register */
725	#define ATAPI_MULTI_TIM_1 0xffc03854 /* ATAPI Multi-DMA Timing 1 Register */
726	#define ATAPI_MULTI_TIM_2 0xffc03858 /* ATAPI Multi-DMA Timing 2 Register */
727	#define ATAPI_ULTRA_TIM_0 0xffc03860 /* ATAPI Ultra-DMA Timing 0 Register */
728	#define ATAPI_ULTRA_TIM_1 0xffc03864 /* ATAPI Ultra-DMA Timing 1 Register */
729	#define ATAPI_ULTRA_TIM_2 0xffc03868 /* ATAPI Ultra-DMA Timing 2 Register */
730	#define ATAPI_ULTRA_TIM_3 0xffc0386c /* ATAPI Ultra-DMA Timing 3 Register */
731
732	/* SDH Registers */
733
734	#define SDH_PWR_CTL 0xffc03900 /* SDH Power Control */
735	#define SDH_CLK_CTL 0xffc03904 /* SDH Clock Control */
736	#define SDH_ARGUMENT 0xffc03908 /* SDH Argument */
737	#define SDH_COMMAND 0xffc0390c /* SDH Command */
738	#define SDH_RESP_CMD 0xffc03910 /* SDH Response Command */
739	#define SDH_RESPONSE0 0xffc03914 /* SDH Response0 */
740	#define SDH_RESPONSE1 0xffc03918 /* SDH Response1 */
741	#define SDH_RESPONSE2 0xffc0391c /* SDH Response2 */
742	#define SDH_RESPONSE3 0xffc03920 /* SDH Response3 */
743	#define SDH_DATA_TIMER 0xffc03924 /* SDH Data Timer */
744	#define SDH_DATA_LGTH 0xffc03928 /* SDH Data Length */
745	#define SDH_DATA_CTL 0xffc0392c /* SDH Data Control */
746	#define SDH_DATA_CNT 0xffc03930 /* SDH Data Counter */
747	#define SDH_STATUS 0xffc03934 /* SDH Status */
748	#define SDH_STATUS_CLR 0xffc03938 /* SDH Status Clear */
749	#define SDH_MASK0 0xffc0393c /* SDH Interrupt0 Mask */
750	#define SDH_MASK1 0xffc03940 /* SDH Interrupt1 Mask */
751	#define SDH_FIFO_CNT 0xffc03948 /* SDH FIFO Counter */
752	#define SDH_FIFO 0xffc03980 /* SDH Data FIFO */
753	#define SDH_E_STATUS 0xffc039c0 /* SDH Exception Status */
754	#define SDH_E_MASK 0xffc039c4 /* SDH Exception Mask */
755	#define SDH_CFG 0xffc039c8 /* SDH Configuration */
756	#define SDH_RD_WAIT_EN 0xffc039cc /* SDH Read Wait Enable */
757	#define SDH_PID0 0xffc039d0 /* SDH Peripheral Identification0 */
758	#define SDH_PID1 0xffc039d4 /* SDH Peripheral Identification1 */
759	#define SDH_PID2 0xffc039d8 /* SDH Peripheral Identification2 */
760	#define SDH_PID3 0xffc039dc /* SDH Peripheral Identification3 */
761	#define SDH_PID4 0xffc039e0 /* SDH Peripheral Identification4 */
762	#define SDH_PID5 0xffc039e4 /* SDH Peripheral Identification5 */
763	#define SDH_PID6 0xffc039e8 /* SDH Peripheral Identification6 */
764	#define SDH_PID7 0xffc039ec /* SDH Peripheral Identification7 */
765
766	/* HOST Port Registers */
767
768	#define HOST_CONTROL 0xffc03a00 /* HOSTDP Control Register */
769	#define HOST_STATUS 0xffc03a04 /* HOSTDP Status Register */
770	#define HOST_TIMEOUT 0xffc03a08 /* HOSTDP Acknowledge Mode Timeout Register */
771
772	/* USB Control Registers */
773
774	#define USB_FADDR 0xffc03c00 /* Function address register */
775	#define USB_POWER 0xffc03c04 /* Power management register */
776	#define USB_INTRTX 0xffc03c08 /* Interrupt register for endpoint 0 and Tx endpoint 1 to 7 */
777	#define USB_INTRRX 0xffc03c0c /* Interrupt register for Rx endpoints 1 to 7 */
778	#define USB_INTRTXE 0xffc03c10 /* Interrupt enable register for IntrTx */
779	#define USB_INTRRXE 0xffc03c14 /* Interrupt enable register for IntrRx */
780	#define USB_INTRUSB 0xffc03c18 /* Interrupt register for common USB interrupts */
781	#define USB_INTRUSBE 0xffc03c1c /* Interrupt enable register for IntrUSB */
782	#define USB_FRAME 0xffc03c20 /* USB frame number */
783	#define USB_INDEX 0xffc03c24 /* Index register for selecting the indexed endpoint registers */
784	#define USB_TESTMODE 0xffc03c28 /* Enabled USB 20 test modes */
785	#define USB_GLOBINTR 0xffc03c2c /* Global Interrupt Mask register and Wakeup Exception Interrupt */
786	#define USB_GLOBAL_CTL 0xffc03c30 /* Global Clock Control for the core */
787
788	/* USB Packet Control Registers */
789
790	#define USB_TX_MAX_PACKET 0xffc03c40 /* Maximum packet size for Host Tx endpoint */
791	#define USB_CSR0 0xffc03c44 /* Control Status register for endpoint 0 and Control Status register for Host Tx endpoint */
792	#define USB_TXCSR 0xffc03c44 /* Control Status register for endpoint 0 and Control Status register for Host Tx endpoint */
793	#define USB_RX_MAX_PACKET 0xffc03c48 /* Maximum packet size for Host Rx endpoint */
794	#define USB_RXCSR 0xffc03c4c /* Control Status register for Host Rx endpoint */
795	#define USB_COUNT0 0xffc03c50 /* Number of bytes received in endpoint 0 FIFO and Number of bytes received in Host Tx endpoint */
796	#define USB_RXCOUNT 0xffc03c50 /* Number of bytes received in endpoint 0 FIFO and Number of bytes received in Host Tx endpoint */
797	#define USB_TXTYPE 0xffc03c54 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint */
798	#define USB_NAKLIMIT0 0xffc03c58 /* Sets the NAK response timeout on Endpoint 0 and on Bulk transfers for Host Tx endpoint */
799	#define USB_TXINTERVAL 0xffc03c58 /* Sets the NAK response timeout on Endpoint 0 and on Bulk transfers for Host Tx endpoint */
800	#define USB_RXTYPE 0xffc03c5c /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint */
801	#define USB_RXINTERVAL 0xffc03c60 /* Sets the polling interval for Interrupt and Isochronous transfers or the NAK response timeout on Bulk transfers */
802	#define USB_TXCOUNT 0xffc03c68 /* Number of bytes to be written to the selected endpoint Tx FIFO */
803
804	/* USB Endpoint FIFO Registers */
805
806	#define USB_EP0_FIFO 0xffc03c80 /* Endpoint 0 FIFO */
807	#define USB_EP1_FIFO 0xffc03c88 /* Endpoint 1 FIFO */
808	#define USB_EP2_FIFO 0xffc03c90 /* Endpoint 2 FIFO */
809	#define USB_EP3_FIFO 0xffc03c98 /* Endpoint 3 FIFO */
810	#define USB_EP4_FIFO 0xffc03ca0 /* Endpoint 4 FIFO */
811	#define USB_EP5_FIFO 0xffc03ca8 /* Endpoint 5 FIFO */
812	#define USB_EP6_FIFO 0xffc03cb0 /* Endpoint 6 FIFO */
813	#define USB_EP7_FIFO 0xffc03cb8 /* Endpoint 7 FIFO */
814
815	/* USB OTG Control Registers */
816
817	#define USB_OTG_DEV_CTL 0xffc03d00 /* OTG Device Control Register */
818	#define USB_OTG_VBUS_IRQ 0xffc03d04 /* OTG VBUS Control Interrupts */
819	#define USB_OTG_VBUS_MASK 0xffc03d08 /* VBUS Control Interrupt Enable */
820
821	/* USB Phy Control Registers */
822
823	#define USB_LINKINFO 0xffc03d48 /* Enables programming of some PHY-side delays */
824	#define USB_VPLEN 0xffc03d4c /* Determines duration of VBUS pulse for VBUS charging */
825	#define USB_HS_EOF1 0xffc03d50 /* Time buffer for High-Speed transactions */
826	#define USB_FS_EOF1 0xffc03d54 /* Time buffer for Full-Speed transactions */
827	#define USB_LS_EOF1 0xffc03d58 /* Time buffer for Low-Speed transactions */
828
829	/* (APHY_CNTRL is for ADI usage only) */
830
831	#define USB_APHY_CNTRL 0xffc03de0 /* Register that increases visibility of Analog PHY */
832
833	/* (APHY_CALIB is for ADI usage only) */
834
835	#define USB_APHY_CALIB 0xffc03de4 /* Register used to set some calibration values */
836	#define USB_APHY_CNTRL2 0xffc03de8 /* Register used to prevent re-enumeration once Moab goes into hibernate mode */
837
838	/* (PHY_TEST is for ADI usage only) */
839
840	#define USB_PHY_TEST 0xffc03dec /* Used for reducing simulation time and simplifies FIFO testability */
841	#define USB_PLLOSC_CTRL 0xffc03df0 /* Used to program different parameters for USB PLL and Oscillator */
842	#define USB_SRP_CLKDIV 0xffc03df4 /* Used to program clock divide value for the clock fed to the SRP detection logic */
843
844	/* USB Endpoint 0 Control Registers */
845
846	#define USB_EP_NI0_TXMAXP 0xffc03e00 /* Maximum packet size for Host Tx endpoint0 */
847	#define USB_EP_NI0_TXCSR 0xffc03e04 /* Control Status register for endpoint 0 */
848	#define USB_EP_NI0_RXMAXP 0xffc03e08 /* Maximum packet size for Host Rx endpoint0 */
849	#define USB_EP_NI0_RXCSR 0xffc03e0c /* Control Status register for Host Rx endpoint0 */
850	#define USB_EP_NI0_RXCOUNT 0xffc03e10 /* Number of bytes received in endpoint 0 FIFO */
851	#define USB_EP_NI0_TXTYPE 0xffc03e14 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint0 */
852	#define USB_EP_NI0_TXINTERVAL 0xffc03e18 /* Sets the NAK response timeout on Endpoint 0 */
853	#define USB_EP_NI0_RXTYPE 0xffc03e1c /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint0 */
854	#define USB_EP_NI0_RXINTERVAL 0xffc03e20 /* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint0 */
855
856	/* USB Endpoint 1 Control Registers */
857
858	#define USB_EP_NI0_TXCOUNT 0xffc03e28 /* Number of bytes to be written to the endpoint0 Tx FIFO */
859	#define USB_EP_NI1_TXMAXP 0xffc03e40 /* Maximum packet size for Host Tx endpoint1 */
860	#define USB_EP_NI1_TXCSR 0xffc03e44 /* Control Status register for endpoint1 */
861	#define USB_EP_NI1_RXMAXP 0xffc03e48 /* Maximum packet size for Host Rx endpoint1 */
862	#define USB_EP_NI1_RXCSR 0xffc03e4c /* Control Status register for Host Rx endpoint1 */
863	#define USB_EP_NI1_RXCOUNT 0xffc03e50 /* Number of bytes received in endpoint1 FIFO */
864	#define USB_EP_NI1_TXTYPE 0xffc03e54 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint1 */
865	#define USB_EP_NI1_TXINTERVAL 0xffc03e58 /* Sets the NAK response timeout on Endpoint1 */
866	#define USB_EP_NI1_RXTYPE 0xffc03e5c /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint1 */
867	#define USB_EP_NI1_RXINTERVAL 0xffc03e60 /* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint1 */
868
869	/* USB Endpoint 2 Control Registers */
870
871	#define USB_EP_NI1_TXCOUNT 0xffc03e68 /* Number of bytes to be written to the+H102 endpoint1 Tx FIFO */
872	#define USB_EP_NI2_TXMAXP 0xffc03e80 /* Maximum packet size for Host Tx endpoint2 */
873	#define USB_EP_NI2_TXCSR 0xffc03e84 /* Control Status register for endpoint2 */
874	#define USB_EP_NI2_RXMAXP 0xffc03e88 /* Maximum packet size for Host Rx endpoint2 */
875	#define USB_EP_NI2_RXCSR 0xffc03e8c /* Control Status register for Host Rx endpoint2 */
876	#define USB_EP_NI2_RXCOUNT 0xffc03e90 /* Number of bytes received in endpoint2 FIFO */
877	#define USB_EP_NI2_TXTYPE 0xffc03e94 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint2 */
878	#define USB_EP_NI2_TXINTERVAL 0xffc03e98 /* Sets the NAK response timeout on Endpoint2 */
879	#define USB_EP_NI2_RXTYPE 0xffc03e9c /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint2 */
880	#define USB_EP_NI2_RXINTERVAL 0xffc03ea0 /* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint2 */
881
882	/* USB Endpoint 3 Control Registers */
883
884	#define USB_EP_NI2_TXCOUNT 0xffc03ea8 /* Number of bytes to be written to the endpoint2 Tx FIFO */
885	#define USB_EP_NI3_TXMAXP 0xffc03ec0 /* Maximum packet size for Host Tx endpoint3 */
886	#define USB_EP_NI3_TXCSR 0xffc03ec4 /* Control Status register for endpoint3 */
887	#define USB_EP_NI3_RXMAXP 0xffc03ec8 /* Maximum packet size for Host Rx endpoint3 */
888	#define USB_EP_NI3_RXCSR 0xffc03ecc /* Control Status register for Host Rx endpoint3 */
889	#define USB_EP_NI3_RXCOUNT 0xffc03ed0 /* Number of bytes received in endpoint3 FIFO */
890	#define USB_EP_NI3_TXTYPE 0xffc03ed4 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint3 */
891	#define USB_EP_NI3_TXINTERVAL 0xffc03ed8 /* Sets the NAK response timeout on Endpoint3 */
892	#define USB_EP_NI3_RXTYPE 0xffc03edc /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint3 */
893	#define USB_EP_NI3_RXINTERVAL 0xffc03ee0 /* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint3 */
894
895	/* USB Endpoint 4 Control Registers */
896
897	#define USB_EP_NI3_TXCOUNT 0xffc03ee8 /* Number of bytes to be written to the H124endpoint3 Tx FIFO */
898	#define USB_EP_NI4_TXMAXP 0xffc03f00 /* Maximum packet size for Host Tx endpoint4 */
899	#define USB_EP_NI4_TXCSR 0xffc03f04 /* Control Status register for endpoint4 */
900	#define USB_EP_NI4_RXMAXP 0xffc03f08 /* Maximum packet size for Host Rx endpoint4 */
901	#define USB_EP_NI4_RXCSR 0xffc03f0c /* Control Status register for Host Rx endpoint4 */
902	#define USB_EP_NI4_RXCOUNT 0xffc03f10 /* Number of bytes received in endpoint4 FIFO */
903	#define USB_EP_NI4_TXTYPE 0xffc03f14 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint4 */
904	#define USB_EP_NI4_TXINTERVAL 0xffc03f18 /* Sets the NAK response timeout on Endpoint4 */
905	#define USB_EP_NI4_RXTYPE 0xffc03f1c /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint4 */
906	#define USB_EP_NI4_RXINTERVAL 0xffc03f20 /* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint4 */
907
908	/* USB Endpoint 5 Control Registers */
909
910	#define USB_EP_NI4_TXCOUNT 0xffc03f28 /* Number of bytes to be written to the endpoint4 Tx FIFO */
911	#define USB_EP_NI5_TXMAXP 0xffc03f40 /* Maximum packet size for Host Tx endpoint5 */
912	#define USB_EP_NI5_TXCSR 0xffc03f44 /* Control Status register for endpoint5 */
913	#define USB_EP_NI5_RXMAXP 0xffc03f48 /* Maximum packet size for Host Rx endpoint5 */
914	#define USB_EP_NI5_RXCSR 0xffc03f4c /* Control Status register for Host Rx endpoint5 */
915	#define USB_EP_NI5_RXCOUNT 0xffc03f50 /* Number of bytes received in endpoint5 FIFO */
916	#define USB_EP_NI5_TXTYPE 0xffc03f54 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint5 */
917	#define USB_EP_NI5_TXINTERVAL 0xffc03f58 /* Sets the NAK response timeout on Endpoint5 */
918	#define USB_EP_NI5_RXTYPE 0xffc03f5c /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint5 */
919	#define USB_EP_NI5_RXINTERVAL 0xffc03f60 /* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint5 */
920
921	/* USB Endpoint 6 Control Registers */
922
923	#define USB_EP_NI5_TXCOUNT 0xffc03f68 /* Number of bytes to be written to the H145endpoint5 Tx FIFO */
924	#define USB_EP_NI6_TXMAXP 0xffc03f80 /* Maximum packet size for Host Tx endpoint6 */
925	#define USB_EP_NI6_TXCSR 0xffc03f84 /* Control Status register for endpoint6 */
926	#define USB_EP_NI6_RXMAXP 0xffc03f88 /* Maximum packet size for Host Rx endpoint6 */
927	#define USB_EP_NI6_RXCSR 0xffc03f8c /* Control Status register for Host Rx endpoint6 */
928	#define USB_EP_NI6_RXCOUNT 0xffc03f90 /* Number of bytes received in endpoint6 FIFO */
929	#define USB_EP_NI6_TXTYPE 0xffc03f94 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint6 */
930	#define USB_EP_NI6_TXINTERVAL 0xffc03f98 /* Sets the NAK response timeout on Endpoint6 */
931	#define USB_EP_NI6_RXTYPE 0xffc03f9c /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint6 */
932	#define USB_EP_NI6_RXINTERVAL 0xffc03fa0 /* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint6 */
933
934	/* USB Endpoint 7 Control Registers */
935
936	#define USB_EP_NI6_TXCOUNT 0xffc03fa8 /* Number of bytes to be written to the endpoint6 Tx FIFO */
937	#define USB_EP_NI7_TXMAXP 0xffc03fc0 /* Maximum packet size for Host Tx endpoint7 */
938	#define USB_EP_NI7_TXCSR 0xffc03fc4 /* Control Status register for endpoint7 */
939	#define USB_EP_NI7_RXMAXP 0xffc03fc8 /* Maximum packet size for Host Rx endpoint7 */
940	#define USB_EP_NI7_RXCSR 0xffc03fcc /* Control Status register for Host Rx endpoint7 */
941	#define USB_EP_NI7_RXCOUNT 0xffc03fd0 /* Number of bytes received in endpoint7 FIFO */
942	#define USB_EP_NI7_TXTYPE 0xffc03fd4 /* Sets the transaction protocol and peripheral endpoint number for the Host Tx endpoint7 */
943	#define USB_EP_NI7_TXINTERVAL 0xffc03fd8 /* Sets the NAK response timeout on Endpoint7 */
944	#define USB_EP_NI7_RXTYPE 0xffc03fdc /* Sets the transaction protocol and peripheral endpoint number for the Host Rx endpoint7 */
945	#define USB_EP_NI7_RXINTERVAL 0xffc03ff0 /* Sets the polling interval for Interrupt/Isochronous transfers or the NAK response timeout on Bulk transfers for Host Rx endpoint7 */
946	#define USB_EP_NI7_TXCOUNT 0xffc03ff8 /* Number of bytes to be written to the endpoint7 Tx FIFO */
947	#define USB_DMA_INTERRUPT 0xffc04000 /* Indicates pending interrupts for the DMA channels */
948
949	/* USB Channel 0 Config Registers */
950
951	#define USB_DMA0CONTROL 0xffc04004 /* DMA master channel 0 configuration */
952	#define USB_DMA0ADDRLOW 0xffc04008 /* Lower 16-bits of memory source/destination address for DMA master channel 0 */
953	#define USB_DMA0ADDRHIGH 0xffc0400c /* Upper 16-bits of memory source/destination address for DMA master channel 0 */
954	#define USB_DMA0COUNTLOW 0xffc04010 /* Lower 16-bits of byte count of DMA transfer for DMA master channel 0 */
955	#define USB_DMA0COUNTHIGH 0xffc04014 /* Upper 16-bits of byte count of DMA transfer for DMA master channel 0 */
956
957	/* USB Channel 1 Config Registers */
958
959	#define USB_DMA1CONTROL 0xffc04024 /* DMA master channel 1 configuration */
960	#define USB_DMA1ADDRLOW 0xffc04028 /* Lower 16-bits of memory source/destination address for DMA master channel 1 */
961	#define USB_DMA1ADDRHIGH 0xffc0402c /* Upper 16-bits of memory source/destination address for DMA master channel 1 */
962	#define USB_DMA1COUNTLOW 0xffc04030 /* Lower 16-bits of byte count of DMA transfer for DMA master channel 1 */
963	#define USB_DMA1COUNTHIGH 0xffc04034 /* Upper 16-bits of byte count of DMA transfer for DMA master channel 1 */
964
965	/* USB Channel 2 Config Registers */
966
967	#define USB_DMA2CONTROL 0xffc04044 /* DMA master channel 2 configuration */
968	#define USB_DMA2ADDRLOW 0xffc04048 /* Lower 16-bits of memory source/destination address for DMA master channel 2 */
969	#define USB_DMA2ADDRHIGH 0xffc0404c /* Upper 16-bits of memory source/destination address for DMA master channel 2 */
970	#define USB_DMA2COUNTLOW 0xffc04050 /* Lower 16-bits of byte count of DMA transfer for DMA master channel 2 */
971	#define USB_DMA2COUNTHIGH 0xffc04054 /* Upper 16-bits of byte count of DMA transfer for DMA master channel 2 */
972
973	/* USB Channel 3 Config Registers */
974
975	#define USB_DMA3CONTROL 0xffc04064 /* DMA master channel 3 configuration */
976	#define USB_DMA3ADDRLOW 0xffc04068 /* Lower 16-bits of memory source/destination address for DMA master channel 3 */
977	#define USB_DMA3ADDRHIGH 0xffc0406c /* Upper 16-bits of memory source/destination address for DMA master channel 3 */
978	#define USB_DMA3COUNTLOW 0xffc04070 /* Lower 16-bits of byte count of DMA transfer for DMA master channel 3 */
979	#define USB_DMA3COUNTHIGH 0xffc04074 /* Upper 16-bits of byte count of DMA transfer for DMA master channel 3 */
980
981	/* USB Channel 4 Config Registers */
982
983	#define USB_DMA4CONTROL 0xffc04084 /* DMA master channel 4 configuration */
984	#define USB_DMA4ADDRLOW 0xffc04088 /* Lower 16-bits of memory source/destination address for DMA master channel 4 */
985	#define USB_DMA4ADDRHIGH 0xffc0408c /* Upper 16-bits of memory source/destination address for DMA master channel 4 */
986	#define USB_DMA4COUNTLOW 0xffc04090 /* Lower 16-bits of byte count of DMA transfer for DMA master channel 4 */
987	#define USB_DMA4COUNTHIGH 0xffc04094 /* Upper 16-bits of byte count of DMA transfer for DMA master channel 4 */
988
989	/* USB Channel 5 Config Registers */
990
991	#define USB_DMA5CONTROL 0xffc040a4 /* DMA master channel 5 configuration */
992	#define USB_DMA5ADDRLOW 0xffc040a8 /* Lower 16-bits of memory source/destination address for DMA master channel 5 */
993	#define USB_DMA5ADDRHIGH 0xffc040ac /* Upper 16-bits of memory source/destination address for DMA master channel 5 */
994	#define USB_DMA5COUNTLOW 0xffc040b0 /* Lower 16-bits of byte count of DMA transfer for DMA master channel 5 */
995	#define USB_DMA5COUNTHIGH 0xffc040b4 /* Upper 16-bits of byte count of DMA transfer for DMA master channel 5 */
996
997	/* USB Channel 6 Config Registers */
998
999	#define USB_DMA6CONTROL 0xffc040c4 /* DMA master channel 6 configuration */
1000	#define USB_DMA6ADDRLOW 0xffc040c8 /* Lower 16-bits of memory source/destination address for DMA master channel 6 */
1001	#define USB_DMA6ADDRHIGH 0xffc040cc /* Upper 16-bits of memory source/destination address for DMA master channel 6 */
1002	#define USB_DMA6COUNTLOW 0xffc040d0 /* Lower 16-bits of byte count of DMA transfer for DMA master channel 6 */
1003	#define USB_DMA6COUNTHIGH 0xffc040d4 /* Upper 16-bits of byte count of DMA transfer for DMA master channel 6 */
1004
1005	/* USB Channel 7 Config Registers */
1006
1007	#define USB_DMA7CONTROL 0xffc040e4 /* DMA master channel 7 configuration */
1008	#define USB_DMA7ADDRLOW 0xffc040e8 /* Lower 16-bits of memory source/destination address for DMA master channel 7 */
1009	#define USB_DMA7ADDRHIGH 0xffc040ec /* Upper 16-bits of memory source/destination address for DMA master channel 7 */
1010	#define USB_DMA7COUNTLOW 0xffc040f0 /* Lower 16-bits of byte count of DMA transfer for DMA master channel 7 */
1011	#define USB_DMA7COUNTHIGH 0xffc040f4 /* Upper 16-bits of byte count of DMA transfer for DMA master channel 7 */
1012
1013	/* Keypad Registers */
1014
1015	#define KPAD_CTL 0xffc04100 /* Controls keypad module enable and disable */
1016	#define KPAD_PRESCALE 0xffc04104 /* Establish a time base for programing the KPAD_MSEL register */
1017	#define KPAD_MSEL 0xffc04108 /* Selects delay parameters for keypad interface sensitivity */
1018	#define KPAD_ROWCOL 0xffc0410c /* Captures the row and column output values of the keys pressed */
1019	#define KPAD_STAT 0xffc04110 /* Holds and clears the status of the keypad interface interrupt */
1020	#define KPAD_SOFTEVAL 0xffc04114 /* Lets software force keypad interface to check for keys being pressed */
1021
1022	/* Pixel Compositor (PIXC) Registers */
1023
1024	#define PIXC_CTL 0xffc04400 /* Overlay enable, resampling mode, I/O data format, transparency enable, watermark level, FIFO status */
1025	#define PIXC_PPL 0xffc04404 /* Holds the number of pixels per line of the display */
1026	#define PIXC_LPF 0xffc04408 /* Holds the number of lines per frame of the display */
1027	#define PIXC_AHSTART 0xffc0440c /* Contains horizontal start pixel information of the overlay data (set A) */
1028	#define PIXC_AHEND 0xffc04410 /* Contains horizontal end pixel information of the overlay data (set A) */
1029	#define PIXC_AVSTART 0xffc04414 /* Contains vertical start pixel information of the overlay data (set A) */
1030	#define PIXC_AVEND 0xffc04418 /* Contains vertical end pixel information of the overlay data (set A) */
1031	#define PIXC_ATRANSP 0xffc0441c /* Contains the transparency ratio (set A) */
1032	#define PIXC_BHSTART 0xffc04420 /* Contains horizontal start pixel information of the overlay data (set B) */
1033	#define PIXC_BHEND 0xffc04424 /* Contains horizontal end pixel information of the overlay data (set B) */
1034	#define PIXC_BVSTART 0xffc04428 /* Contains vertical start pixel information of the overlay data (set B) */
1035	#define PIXC_BVEND 0xffc0442c /* Contains vertical end pixel information of the overlay data (set B) */
1036	#define PIXC_BTRANSP 0xffc04430 /* Contains the transparency ratio (set B) */
1037	#define PIXC_INTRSTAT 0xffc0443c /* Overlay interrupt configuration/status */
1038	#define PIXC_RYCON 0xffc04440 /* Color space conversion matrix register. Contains the R/Y conversion coefficients */
1039	#define PIXC_GUCON 0xffc04444 /* Color space conversion matrix register. Contains the G/U conversion coefficients */
1040	#define PIXC_BVCON 0xffc04448 /* Color space conversion matrix register. Contains the B/V conversion coefficients */
1041	#define PIXC_CCBIAS 0xffc0444c /* Bias values for the color space conversion matrix */
1042	#define PIXC_TC 0xffc04450 /* Holds the transparent color value */
1043
1044	/* ********************************************************** */
1045	/* SINGLE BIT MACRO PAIRS (bit mask and negated one) */
1046	/* and MULTI BIT READ MACROS */
1047	/* ********************************************************** */
1048
1049	/* Bit masks for PIXC_CTL */
1050
1051	#define PIXC_EN 0x1 /* Pixel Compositor Enable */
1052	#define nPIXC_EN 0x0
1053	#define OVR_A_EN 0x2 /* Overlay A Enable */
1054	#define nOVR_A_EN 0x0
1055	#define OVR_B_EN 0x4 /* Overlay B Enable */
1056	#define nOVR_B_EN 0x0
1057	#define IMG_FORM 0x8 /* Image Data Format */
1058	#define nIMG_FORM 0x0
1059	#define OVR_FORM 0x10 /* Overlay Data Format */
1060	#define nOVR_FORM 0x0
1061	#define OUT_FORM 0x20 /* Output Data Format */
1062	#define nOUT_FORM 0x0
1063	#define UDS_MOD 0x40 /* Resampling Mode */
1064	#define nUDS_MOD 0x0
1065	#define TC_EN 0x80 /* Transparent Color Enable */
1066	#define nTC_EN 0x0
1067	#define IMG_STAT 0x300 /* Image FIFO Status */
1068	#define OVR_STAT 0xc00 /* Overlay FIFO Status */
1069	#define WM_LVL 0x3000 /* FIFO Watermark Level */
1070
1071	/* Bit masks for PIXC_AHSTART */
1072
1073	#define A_HSTART 0xfff /* Horizontal Start Coordinates */
1074
1075	/* Bit masks for PIXC_AHEND */
1076
1077	#define A_HEND 0xfff /* Horizontal End Coordinates */
1078
1079	/* Bit masks for PIXC_AVSTART */
1080
1081	#define A_VSTART 0x3ff /* Vertical Start Coordinates */
1082
1083	/* Bit masks for PIXC_AVEND */
1084
1085	#define A_VEND 0x3ff /* Vertical End Coordinates */
1086
1087	/* Bit masks for PIXC_ATRANSP */
1088
1089	#define A_TRANSP 0xf /* Transparency Value */
1090
1091	/* Bit masks for PIXC_BHSTART */
1092
1093	#define B_HSTART 0xfff /* Horizontal Start Coordinates */
1094
1095	/* Bit masks for PIXC_BHEND */
1096
1097	#define B_HEND 0xfff /* Horizontal End Coordinates */
1098
1099	/* Bit masks for PIXC_BVSTART */
1100
1101	#define B_VSTART 0x3ff /* Vertical Start Coordinates */
1102
1103	/* Bit masks for PIXC_BVEND */
1104
1105	#define B_VEND 0x3ff /* Vertical End Coordinates */
1106
1107	/* Bit masks for PIXC_BTRANSP */
1108
1109	#define B_TRANSP 0xf /* Transparency Value */
1110
1111	/* Bit masks for PIXC_INTRSTAT */
1112
1113	#define OVR_INT_EN 0x1 /* Interrupt at End of Last Valid Overlay */
1114	#define nOVR_INT_EN 0x0
1115	#define FRM_INT_EN 0x2 /* Interrupt at End of Frame */
1116	#define nFRM_INT_EN 0x0
1117	#define OVR_INT_STAT 0x4 /* Overlay Interrupt Status */
1118	#define nOVR_INT_STAT 0x0
1119	#define FRM_INT_STAT 0x8 /* Frame Interrupt Status */
1120	#define nFRM_INT_STAT 0x0
1121
1122	/* Bit masks for PIXC_RYCON */
1123
1124	#define A11 0x3ff /* A11 in the Coefficient Matrix */
1125	#define A12 0xffc00 /* A12 in the Coefficient Matrix */
1126	#define A13 0x3ff00000 /* A13 in the Coefficient Matrix */
1127	#define RY_MULT4 0x40000000 /* Multiply Row by 4 */
1128	#define nRY_MULT4 0x0
1129
1130	/* Bit masks for PIXC_GUCON */
1131
1132	#define A21 0x3ff /* A21 in the Coefficient Matrix */
1133	#define A22 0xffc00 /* A22 in the Coefficient Matrix */
1134	#define A23 0x3ff00000 /* A23 in the Coefficient Matrix */
1135	#define GU_MULT4 0x40000000 /* Multiply Row by 4 */
1136	#define nGU_MULT4 0x0
1137
1138	/* Bit masks for PIXC_BVCON */
1139
1140	#define A31 0x3ff /* A31 in the Coefficient Matrix */
1141	#define A32 0xffc00 /* A32 in the Coefficient Matrix */
1142	#define A33 0x3ff00000 /* A33 in the Coefficient Matrix */
1143	#define BV_MULT4 0x40000000 /* Multiply Row by 4 */
1144	#define nBV_MULT4 0x0
1145
1146	/* Bit masks for PIXC_CCBIAS */
1147
1148	#define A14 0x3ff /* A14 in the Bias Vector */
1149	#define A24 0xffc00 /* A24 in the Bias Vector */
1150	#define A34 0x3ff00000 /* A34 in the Bias Vector */
1151
1152	/* Bit masks for PIXC_TC */
1153
1154	#define RY_TRANS 0xff /* Transparent Color - R/Y Component */
1155	#define GU_TRANS 0xff00 /* Transparent Color - G/U Component */
1156	#define BV_TRANS 0xff0000 /* Transparent Color - B/V Component */
1157
1158	/* Bit masks for HOST_CONTROL */
1159
1160	#define HOSTDP_EN 0x1 /* HOSTDP Enable */
1161	#define nHOSTDP_EN 0x0
1162	#define HOSTDP_END 0x2 /* Host Endianess */
1163	#define nHOSTDP_END 0x0
1164	#define HOSTDP_DATA_SIZE 0x4 /* Data Size */
1165	#define nHOSTDP_DATA_SIZE 0x0
1166	#define HOSTDP_RST 0x8 /* HOSTDP Reset */
1167	#define nHOSTDP_RST 0x0
1168	#define HRDY_OVR 0x20 /* HRDY Override */
1169	#define nHRDY_OVR 0x0
1170	#define INT_MODE 0x40 /* Interrupt Mode */
1171	#define nINT_MODE 0x0
1172	#define BT_EN 0x80 /* Bus Timeout Enable */
1173	#define nBT_EN 0x0
1174	#define EHW 0x100 /* Enable Host Write */
1175	#define nEHW 0x0
1176	#define EHR 0x200 /* Enable Host Read */
1177	#define nEHR 0x0
1178	#define BDR 0x400 /* Burst DMA Requests */
1179	#define nBDR 0x0
1180
1181	/* Bit masks for HOST_STATUS */
1182
1183	#define DMA_RDY 0x1 /* DMA Ready */
1184	#define nDMA_RDY 0x0
1185	#define FIFOFULL 0x2 /* FIFO Full */
1186	#define nFIFOFULL 0x0
1187	#define FIFOEMPTY 0x4 /* FIFO Empty */
1188	#define nFIFOEMPTY 0x0
1189	#define DMA_CMPLT 0x8 /* DMA Complete */
1190	#define nDMA_CMPLT 0x0
1191	#define HSHK 0x10 /* Host Handshake */
1192	#define nHSHK 0x0
1193	#define HOSTDP_TOUT 0x20 /* HOSTDP Timeout */
1194	#define nHOSTDP_TOUT 0x0
1195	#define HIRQ 0x40 /* Host Interrupt Request */
1196	#define nHIRQ 0x0
1197	#define ALLOW_CNFG 0x80 /* Allow New Configuration */
1198	#define nALLOW_CNFG 0x0
1199	#define DMA_DIR 0x100 /* DMA Direction */
1200	#define nDMA_DIR 0x0
1201	#define BTE 0x200 /* Bus Timeout Enabled */
1202	#define nBTE 0x0
1203
1204	/* Bit masks for HOST_TIMEOUT */
1205
1206	#define COUNT_TIMEOUT 0x7ff /* HOSTDP Timeout count */
1207
1208	/* Bit masks for MXVR_CONFIG */
1209
1210	#define MXVREN 0x1 /* MXVR Enable */
1211	#define nMXVREN 0x0
1212	#define MMSM 0x2 /* MXVR Master/Slave Mode Select */
1213	#define nMMSM 0x0
1214	#define ACTIVE 0x4 /* Active Mode */
1215	#define nACTIVE 0x0
1216	#define SDELAY 0x8 /* Synchronous Data Delay */
1217	#define nSDELAY 0x0
1218	#define NCMRXEN 0x10 /* Normal Control Message Receive Enable */
1219	#define nNCMRXEN 0x0
1220	#define RWRRXEN 0x20 /* Remote Write Receive Enable */
1221	#define nRWRRXEN 0x0
1222	#define MTXEN 0x40 /* MXVR Transmit Data Enable */
1223	#define nMTXEN 0x0
1224	#define MTXONB 0x80 /* MXVR Phy Transmitter On */
1225	#define nMTXONB 0x0
1226	#define EPARITY 0x100 /* Even Parity Select */
1227	#define nEPARITY 0x0
1228	#define MSB 0x1e00 /* Master Synchronous Boundary */
1229	#define APRXEN 0x2000 /* Asynchronous Packet Receive Enable */
1230	#define nAPRXEN 0x0
1231	#define WAKEUP 0x4000 /* Wake-Up */
1232	#define nWAKEUP 0x0
1233	#define LMECH 0x8000 /* Lock Mechanism Select */
1234	#define nLMECH 0x0
1235
1236	/* Bit masks for MXVR_STATE_0 */
1237
1238	#define NACT 0x1 /* Network Activity */
1239	#define nNACT 0x0
1240	#define SBLOCK 0x2 /* Super Block Lock */
1241	#define nSBLOCK 0x0
1242	#define FMPLLST 0xc /* Frequency Multiply PLL SM State */
1243	#define CDRPLLST 0xe0 /* Clock/Data Recovery PLL SM State */
1244	#define APBSY 0x100 /* Asynchronous Packet Transmit Buffer Busy */
1245	#define nAPBSY 0x0
1246	#define APARB 0x200 /* Asynchronous Packet Arbitrating */
1247	#define nAPARB 0x0
1248	#define APTX 0x400 /* Asynchronous Packet Transmitting */
1249	#define nAPTX 0x0
1250	#define APRX 0x800 /* Receiving Asynchronous Packet */
1251	#define nAPRX 0x0
1252	#define CMBSY 0x1000 /* Control Message Transmit Buffer Busy */
1253	#define nCMBSY 0x0
1254	#define CMARB 0x2000 /* Control Message Arbitrating */
1255	#define nCMARB 0x0
1256	#define CMTX 0x4000 /* Control Message Transmitting */
1257	#define nCMTX 0x0
1258	#define CMRX 0x8000 /* Receiving Control Message */
1259	#define nCMRX 0x0
1260	#define MRXONB 0x10000 /* MRXONB Pin State */
1261	#define nMRXONB 0x0
1262	#define RGSIP 0x20000 /* Remote Get Source In Progress */
1263	#define nRGSIP 0x0
1264	#define DALIP 0x40000 /* Resource Deallocate In Progress */
1265	#define nDALIP 0x0
1266	#define ALIP 0x80000 /* Resource Allocate In Progress */
1267	#define nALIP 0x0
1268	#define RRDIP 0x100000 /* Remote Read In Progress */
1269	#define nRRDIP 0x0
1270	#define RWRIP 0x200000 /* Remote Write In Progress */
1271	#define nRWRIP 0x0
1272	#define FLOCK 0x400000 /* Frame Lock */
1273	#define nFLOCK 0x0
1274	#define BLOCK 0x800000 /* Block Lock */
1275	#define nBLOCK 0x0
1276	#define RSB 0xf000000 /* Received Synchronous Boundary */
1277	#define DERRNUM 0xf0000000 /* DMA Error Channel Number */
1278
1279	/* Bit masks for MXVR_STATE_1 */
1280
1281	#define SRXNUMB 0xf /* Synchronous Receive FIFO Number of Bytes */
1282	#define STXNUMB 0xf0 /* Synchronous Transmit FIFO Number of Bytes */
1283	#define APCONT 0x100 /* Asynchronous Packet Continuation */
1284	#define nAPCONT 0x0
1285	#define OBERRNUM 0xe00 /* DMA Out of Bounds Error Channel Number */
1286	#define DMAACTIVE0 0x10000 /* DMA0 Active */
1287	#define nDMAACTIVE0 0x0
1288	#define DMAACTIVE1 0x20000 /* DMA1 Active */
1289	#define nDMAACTIVE1 0x0
1290	#define DMAACTIVE2 0x40000 /* DMA2 Active */
1291	#define nDMAACTIVE2 0x0
1292	#define DMAACTIVE3 0x80000 /* DMA3 Active */
1293	#define nDMAACTIVE3 0x0
1294	#define DMAACTIVE4 0x100000 /* DMA4 Active */
1295	#define nDMAACTIVE4 0x0
1296	#define DMAACTIVE5 0x200000 /* DMA5 Active */
1297	#define nDMAACTIVE5 0x0
1298	#define DMAACTIVE6 0x400000 /* DMA6 Active */
1299	#define nDMAACTIVE6 0x0
1300	#define DMAACTIVE7 0x800000 /* DMA7 Active */
1301	#define nDMAACTIVE7 0x0
1302	#define DMAPMEN0 0x1000000 /* DMA0 Pattern Matching Enabled */
1303	#define nDMAPMEN0 0x0
1304	#define DMAPMEN1 0x2000000 /* DMA1 Pattern Matching Enabled */
1305	#define nDMAPMEN1 0x0
1306	#define DMAPMEN2 0x4000000 /* DMA2 Pattern Matching Enabled */
1307	#define nDMAPMEN2 0x0
1308	#define DMAPMEN3 0x8000000 /* DMA3 Pattern Matching Enabled */
1309	#define nDMAPMEN3 0x0
1310	#define DMAPMEN4 0x10000000 /* DMA4 Pattern Matching Enabled */
1311	#define nDMAPMEN4 0x0
1312	#define DMAPMEN5 0x20000000 /* DMA5 Pattern Matching Enabled */
1313	#define nDMAPMEN5 0x0
1314	#define DMAPMEN6 0x40000000 /* DMA6 Pattern Matching Enabled */
1315	#define nDMAPMEN6 0x0
1316	#define DMAPMEN7 0x80000000 /* DMA7 Pattern Matching Enabled */
1317	#define nDMAPMEN7 0x0
1318
1319	/* Bit masks for MXVR_INT_STAT_0 */
1320
1321	#define NI2A 0x1 /* Network Inactive to Active */
1322	#define nNI2A 0x0
1323	#define NA2I 0x2 /* Network Active to Inactive */
1324	#define nNA2I 0x0
1325	#define SBU2L 0x4 /* Super Block Unlock to Lock */
1326	#define nSBU2L 0x0
1327	#define SBL2U 0x8 /* Super Block Lock to Unlock */
1328	#define nSBL2U 0x0
1329	#define PRU 0x10 /* Position Register Updated */
1330	#define nPRU 0x0
1331	#define MPRU 0x20 /* Maximum Position Register Updated */
1332	#define nMPRU 0x0
1333	#define DRU 0x40 /* Delay Register Updated */
1334	#define nDRU 0x0
1335	#define MDRU 0x80 /* Maximum Delay Register Updated */
1336	#define nMDRU 0x0
1337	#define SBU 0x100 /* Synchronous Boundary Updated */
1338	#define nSBU 0x0
1339	#define ATU 0x200 /* Allocation Table Updated */
1340	#define nATU 0x0
1341	#define FCZ0 0x400 /* Frame Counter 0 Zero */
1342	#define nFCZ0 0x0
1343	#define FCZ1 0x800 /* Frame Counter 1 Zero */
1344	#define nFCZ1 0x0
1345	#define PERR 0x1000 /* Parity Error */
1346	#define nPERR 0x0
1347	#define MH2L 0x2000 /* MRXONB High to Low */
1348	#define nMH2L 0x0
1349	#define ML2H 0x4000 /* MRXONB Low to High */
1350	#define nML2H 0x0
1351	#define WUP 0x8000 /* Wake-Up Preamble Received */
1352	#define nWUP 0x0
1353	#define FU2L 0x10000 /* Frame Unlock to Lock */
1354	#define nFU2L 0x0
1355	#define FL2U 0x20000 /* Frame Lock to Unlock */
1356	#define nFL2U 0x0
1357	#define BU2L 0x40000 /* Block Unlock to Lock */
1358	#define nBU2L 0x0
1359	#define BL2U 0x80000 /* Block Lock to Unlock */
1360	#define nBL2U 0x0
1361	#define OBERR 0x100000 /* DMA Out of Bounds Error */
1362	#define nOBERR 0x0
1363	#define PFL 0x200000 /* PLL Frequency Locked */
1364	#define nPFL 0x0
1365	#define SCZ 0x400000 /* System Clock Counter Zero */
1366	#define nSCZ 0x0
1367	#define FERR 0x800000 /* FIFO Error */
1368	#define nFERR 0x0
1369	#define CMR 0x1000000 /* Control Message Received */
1370	#define nCMR 0x0
1371	#define CMROF 0x2000000 /* Control Message Receive Buffer Overflow */
1372	#define nCMROF 0x0
1373	#define CMTS 0x4000000 /* Control Message Transmit Buffer Successfully Sent */
1374	#define nCMTS 0x0
1375	#define CMTC 0x8000000 /* Control Message Transmit Buffer Successfully Cancelled */
1376	#define nCMTC 0x0
1377	#define RWRC 0x10000000 /* Remote Write Control Message Completed */
1378	#define nRWRC 0x0
1379	#define BCZ 0x20000000 /* Block Counter Zero */
1380	#define nBCZ 0x0
1381	#define BMERR 0x40000000 /* Biphase Mark Coding Error */
1382	#define nBMERR 0x0
1383	#define DERR 0x80000000 /* DMA Error */
1384	#define nDERR 0x0
1385
1386	/* Bit masks for MXVR_INT_STAT_1 */
1387
1388	#define HDONE0 0x1 /* DMA0 Half Done */
1389	#define nHDONE0 0x0
1390	#define DONE0 0x2 /* DMA0 Done */
1391	#define nDONE0 0x0
1392	#define APR 0x4 /* Asynchronous Packet Received */
1393	#define nAPR 0x0
1394	#define APROF 0x8 /* Asynchronous Packet Receive Buffer Overflow */
1395	#define nAPROF 0x0
1396	#define HDONE1 0x10 /* DMA1 Half Done */
1397	#define nHDONE1 0x0
1398	#define DONE1 0x20 /* DMA1 Done */
1399	#define nDONE1 0x0
1400	#define APTS 0x40 /* Asynchronous Packet Transmit Buffer Successfully Sent */
1401	#define nAPTS 0x0
1402	#define APTC 0x80 /* Asynchronous Packet Transmit Buffer Successfully Cancelled */
1403	#define nAPTC 0x0
1404	#define HDONE2 0x100 /* DMA2 Half Done */
1405	#define nHDONE2 0x0
1406	#define DONE2 0x200 /* DMA2 Done */
1407	#define nDONE2 0x0
1408	#define APRCE 0x400 /* Asynchronous Packet Receive CRC Error */
1409	#define nAPRCE 0x0
1410	#define APRPE 0x800 /* Asynchronous Packet Receive Packet Error */
1411	#define nAPRPE 0x0
1412	#define HDONE3 0x1000 /* DMA3 Half Done */
1413	#define nHDONE3 0x0
1414	#define DONE3 0x2000 /* DMA3 Done */
1415	#define nDONE3 0x0
1416	#define HDONE4 0x10000 /* DMA4 Half Done */
1417	#define nHDONE4 0x0
1418	#define DONE4 0x20000 /* DMA4 Done */
1419	#define nDONE4 0x0
1420	#define HDONE5 0x100000 /* DMA5 Half Done */
1421	#define nHDONE5 0x0
1422	#define DONE5 0x200000 /* DMA5 Done */
1423	#define nDONE5 0x0
1424	#define HDONE6 0x1000000 /* DMA6 Half Done */
1425	#define nHDONE6 0x0
1426	#define DONE6 0x2000000 /* DMA6 Done */
1427	#define nDONE6 0x0
1428	#define HDONE7 0x10000000 /* DMA7 Half Done */
1429	#define nHDONE7 0x0
1430	#define DONE7 0x20000000 /* DMA7 Done */
1431	#define nDONE7 0x0
1432
1433	/* Bit masks for MXVR_INT_EN_0 */
1434
1435	#define NI2AEN 0x1 /* Network Inactive to Active Interrupt Enable */
1436	#define nNI2AEN 0x0
1437	#define NA2IEN 0x2 /* Network Active to Inactive Interrupt Enable */
1438	#define nNA2IEN 0x0
1439	#define SBU2LEN 0x4 /* Super Block Unlock to Lock Interrupt Enable */
1440	#define nSBU2LEN 0x0
1441	#define SBL2UEN 0x8 /* Super Block Lock to Unlock Interrupt Enable */
1442	#define nSBL2UEN 0x0
1443	#define PRUEN 0x10 /* Position Register Updated Interrupt Enable */
1444	#define nPRUEN 0x0
1445	#define MPRUEN 0x20 /* Maximum Position Register Updated Interrupt Enable */
1446	#define nMPRUEN 0x0
1447	#define DRUEN 0x40 /* Delay Register Updated Interrupt Enable */
1448	#define nDRUEN 0x0
1449	#define MDRUEN 0x80 /* Maximum Delay Register Updated Interrupt Enable */
1450	#define nMDRUEN 0x0
1451	#define SBUEN 0x100 /* Synchronous Boundary Updated Interrupt Enable */
1452	#define nSBUEN 0x0
1453	#define ATUEN 0x200 /* Allocation Table Updated Interrupt Enable */
1454	#define nATUEN 0x0
1455	#define FCZ0EN 0x400 /* Frame Counter 0 Zero Interrupt Enable */
1456	#define nFCZ0EN 0x0
1457	#define FCZ1EN 0x800 /* Frame Counter 1 Zero Interrupt Enable */
1458	#define nFCZ1EN 0x0
1459	#define PERREN 0x1000 /* Parity Error Interrupt Enable */
1460	#define nPERREN 0x0
1461	#define MH2LEN 0x2000 /* MRXONB High to Low Interrupt Enable */
1462	#define nMH2LEN 0x0
1463	#define ML2HEN 0x4000 /* MRXONB Low to High Interrupt Enable */
1464	#define nML2HEN 0x0
1465	#define WUPEN 0x8000 /* Wake-Up Preamble Received Interrupt Enable */
1466	#define nWUPEN 0x0
1467	#define FU2LEN 0x10000 /* Frame Unlock to Lock Interrupt Enable */
1468	#define nFU2LEN 0x0
1469	#define FL2UEN 0x20000 /* Frame Lock to Unlock Interrupt Enable */
1470	#define nFL2UEN 0x0
1471	#define BU2LEN 0x40000 /* Block Unlock to Lock Interrupt Enable */
1472	#define nBU2LEN 0x0
1473	#define BL2UEN 0x80000 /* Block Lock to Unlock Interrupt Enable */
1474	#define nBL2UEN 0x0
1475	#define OBERREN 0x100000 /* DMA Out of Bounds Error Interrupt Enable */
1476	#define nOBERREN 0x0
1477	#define PFLEN 0x200000 /* PLL Frequency Locked Interrupt Enable */
1478	#define nPFLEN 0x0
1479	#define SCZEN 0x400000 /* System Clock Counter Zero Interrupt Enable */
1480	#define nSCZEN 0x0
1481	#define FERREN 0x800000 /* FIFO Error Interrupt Enable */
1482	#define nFERREN 0x0
1483	#define CMREN 0x1000000 /* Control Message Received Interrupt Enable */
1484	#define nCMREN 0x0
1485	#define CMROFEN 0x2000000 /* Control Message Receive Buffer Overflow Interrupt Enable */
1486	#define nCMROFEN 0x0
1487	#define CMTSEN 0x4000000 /* Control Message Transmit Buffer Successfully Sent Interrupt Enable */
1488	#define nCMTSEN 0x0
1489	#define CMTCEN 0x8000000 /* Control Message Transmit Buffer Successfully Cancelled Interrupt Enable */
1490	#define nCMTCEN 0x0
1491	#define RWRCEN 0x10000000 /* Remote Write Control Message Completed Interrupt Enable */
1492	#define nRWRCEN 0x0
1493	#define BCZEN 0x20000000 /* Block Counter Zero Interrupt Enable */
1494	#define nBCZEN 0x0
1495	#define BMERREN 0x40000000 /* Biphase Mark Coding Error Interrupt Enable */
1496	#define nBMERREN 0x0
1497	#define DERREN 0x80000000 /* DMA Error Interrupt Enable */
1498	#define nDERREN 0x0
1499
1500	/* Bit masks for MXVR_INT_EN_1 */
1501
1502	#define HDONEEN0 0x1 /* DMA0 Half Done Interrupt Enable */
1503	#define nHDONEEN0 0x0
1504	#define DONEEN0 0x2 /* DMA0 Done Interrupt Enable */
1505	#define nDONEEN0 0x0
1506	#define APREN 0x4 /* Asynchronous Packet Received Interrupt Enable */
1507	#define nAPREN 0x0
1508	#define APROFEN 0x8 /* Asynchronous Packet Receive Buffer Overflow Interrupt Enable */
1509	#define nAPROFEN 0x0
1510	#define HDONEEN1 0x10 /* DMA1 Half Done Interrupt Enable */
1511	#define nHDONEEN1 0x0
1512	#define DONEEN1 0x20 /* DMA1 Done Interrupt Enable */
1513	#define nDONEEN1 0x0
1514	#define APTSEN 0x40 /* Asynchronous Packet Transmit Buffer Successfully Sent Interrupt Enable */
1515	#define nAPTSEN 0x0
1516	#define APTCEN 0x80 /* Asynchronous Packet Transmit Buffer Successfully Cancelled Interrupt Enable */
1517	#define nAPTCEN 0x0
1518	#define HDONEEN2 0x100 /* DMA2 Half Done Interrupt Enable */
1519	#define nHDONEEN2 0x0
1520	#define DONEEN2 0x200 /* DMA2 Done Interrupt Enable */
1521	#define nDONEEN2 0x0
1522	#define APRCEEN 0x400 /* Asynchronous Packet Receive CRC Error Interrupt Enable */
1523	#define nAPRCEEN 0x0
1524	#define APRPEEN 0x800 /* Asynchronous Packet Receive Packet Error Interrupt Enable */
1525	#define nAPRPEEN 0x0
1526	#define HDONEEN3 0x1000 /* DMA3 Half Done Interrupt Enable */
1527	#define nHDONEEN3 0x0
1528	#define DONEEN3 0x2000 /* DMA3 Done Interrupt Enable */
1529	#define nDONEEN3 0x0
1530	#define HDONEEN4 0x10000 /* DMA4 Half Done Interrupt Enable */
1531	#define nHDONEEN4 0x0
1532	#define DONEEN4 0x20000 /* DMA4 Done Interrupt Enable */
1533	#define nDONEEN4 0x0
1534	#define HDONEEN5 0x100000 /* DMA5 Half Done Interrupt Enable */
1535	#define nHDONEEN5 0x0
1536	#define DONEEN5 0x200000 /* DMA5 Done Interrupt Enable */
1537	#define nDONEEN5 0x0
1538	#define HDONEEN6 0x1000000 /* DMA6 Half Done Interrupt Enable */
1539	#define nHDONEEN6 0x0
1540	#define DONEEN6 0x2000000 /* DMA6 Done Interrupt Enable */
1541	#define nDONEEN6 0x0
1542	#define HDONEEN7 0x10000000 /* DMA7 Half Done Interrupt Enable */
1543	#define nHDONEEN7 0x0
1544	#define DONEEN7 0x20000000 /* DMA7 Done Interrupt Enable */
1545	#define nDONEEN7 0x0
1546
1547	/* Bit masks for MXVR_POSITION */
1548
1549	#define POSITION 0x3f /* Node Position */
1550	#define PVALID 0x8000 /* Node Position Valid */
1551	#define nPVALID 0x0
1552
1553	/* Bit masks for MXVR_MAX_POSITION */
1554
1555	#define MPOSITION 0x3f /* Maximum Node Position */
1556	#define MPVALID 0x8000 /* Maximum Node Position Valid */
1557	#define nMPVALID 0x0
1558
1559	/* Bit masks for MXVR_DELAY */
1560
1561	#define DELAY 0x3f /* Node Frame Delay */
1562	#define DVALID 0x8000 /* Node Frame Delay Valid */
1563	#define nDVALID 0x0
1564
1565	/* Bit masks for MXVR_MAX_DELAY */
1566
1567	#define MDELAY 0x3f /* Maximum Node Frame Delay */
1568	#define MDVALID 0x8000 /* Maximum Node Frame Delay Valid */
1569	#define nMDVALID 0x0
1570
1571	/* Bit masks for MXVR_LADDR */
1572
1573	#define LADDR 0xffff /* Logical Address */
1574	#define LVALID 0x80000000 /* Logical Address Valid */
1575	#define nLVALID 0x0
1576
1577	/* Bit masks for MXVR_GADDR */
1578
1579	#define GADDRL 0xff /* Group Address Lower Byte */
1580	#define GVALID 0x8000 /* Group Address Valid */
1581	#define nGVALID 0x0
1582
1583	/* Bit masks for MXVR_AADDR */
1584
1585	#define AADDR 0xffff /* Alternate Address */
1586	#define AVALID 0x80000000 /* Alternate Address Valid */
1587	#define nAVALID 0x0
1588
1589	/* Bit masks for MXVR_ALLOC_0 */
1590
1591	#define CL0 0x7f /* Channel 0 Connection Label */
1592	#define CIU0 0x80 /* Channel 0 In Use */
1593	#define nCIU0 0x0
1594	#define CL1 0x7f00 /* Channel 0 Connection Label */
1595	#define CIU1 0x8000 /* Channel 0 In Use */
1596	#define nCIU1 0x0
1597	#define CL2 0x7f0000 /* Channel 0 Connection Label */
1598	#define CIU2 0x800000 /* Channel 0 In Use */
1599	#define nCIU2 0x0
1600	#define CL3 0x7f000000 /* Channel 0 Connection Label */
1601	#define CIU3 0x80000000 /* Channel 0 In Use */
1602	#define nCIU3 0x0
1603
1604	/* Bit masks for MXVR_ALLOC_1 */
1605
1606	#define CL4 0x7f /* Channel 4 Connection Label */
1607	#define CIU4 0x80 /* Channel 4 In Use */
1608	#define nCIU4 0x0
1609	#define CL5 0x7f00 /* Channel 5 Connection Label */
1610	#define CIU5 0x8000 /* Channel 5 In Use */
1611	#define nCIU5 0x0
1612	#define CL6 0x7f0000 /* Channel 6 Connection Label */
1613	#define CIU6 0x800000 /* Channel 6 In Use */
1614	#define nCIU6 0x0
1615	#define CL7 0x7f000000 /* Channel 7 Connection Label */
1616	#define CIU7 0x80000000 /* Channel 7 In Use */
1617	#define nCIU7 0x0
1618
1619	/* Bit masks for MXVR_ALLOC_2 */
1620
1621	#define CL8 0x7f /* Channel 8 Connection Label */
1622	#define CIU8 0x80 /* Channel 8 In Use */
1623	#define nCIU8 0x0
1624	#define CL9 0x7f00 /* Channel 9 Connection Label */
1625	#define CIU9 0x8000 /* Channel 9 In Use */
1626	#define nCIU9 0x0
1627	#define CL10 0x7f0000 /* Channel 10 Connection Label */
1628	#define CIU10 0x800000 /* Channel 10 In Use */
1629	#define nCIU10 0x0
1630	#define CL11 0x7f000000 /* Channel 11 Connection Label */
1631	#define CIU11 0x80000000 /* Channel 11 In Use */
1632	#define nCIU11 0x0
1633
1634	/* Bit masks for MXVR_ALLOC_3 */
1635
1636	#define CL12 0x7f /* Channel 12 Connection Label */
1637	#define CIU12 0x80 /* Channel 12 In Use */
1638	#define nCIU12 0x0
1639	#define CL13 0x7f00 /* Channel 13 Connection Label */
1640	#define CIU13 0x8000 /* Channel 13 In Use */
1641	#define nCIU13 0x0
1642	#define CL14 0x7f0000 /* Channel 14 Connection Label */
1643	#define CIU14 0x800000 /* Channel 14 In Use */
1644	#define nCIU14 0x0
1645	#define CL15 0x7f000000 /* Channel 15 Connection Label */
1646	#define CIU15 0x80000000 /* Channel 15 In Use */
1647	#define nCIU15 0x0
1648
1649	/* Bit masks for MXVR_ALLOC_4 */
1650
1651	#define CL16 0x7f /* Channel 16 Connection Label */
1652	#define CIU16 0x80 /* Channel 16 In Use */
1653	#define nCIU16 0x0
1654	#define CL17 0x7f00 /* Channel 17 Connection Label */
1655	#define CIU17 0x8000 /* Channel 17 In Use */
1656	#define nCIU17 0x0
1657	#define CL18 0x7f0000 /* Channel 18 Connection Label */
1658	#define CIU18 0x800000 /* Channel 18 In Use */
1659	#define nCIU18 0x0
1660	#define CL19 0x7f000000 /* Channel 19 Connection Label */
1661	#define CIU19 0x80000000 /* Channel 19 In Use */
1662	#define nCIU19 0x0
1663
1664	/* Bit masks for MXVR_ALLOC_5 */
1665
1666	#define CL20 0x7f /* Channel 20 Connection Label */
1667	#define CIU20 0x80 /* Channel 20 In Use */
1668	#define nCIU20 0x0
1669	#define CL21 0x7f00 /* Channel 21 Connection Label */
1670	#define CIU21 0x8000 /* Channel 21 In Use */
1671	#define nCIU21 0x0
1672	#define CL22 0x7f0000 /* Channel 22 Connection Label */
1673	#define CIU22 0x800000 /* Channel 22 In Use */
1674	#define nCIU22 0x0
1675	#define CL23 0x7f000000 /* Channel 23 Connection Label */
1676	#define CIU23 0x80000000 /* Channel 23 In Use */
1677	#define nCIU23 0x0
1678
1679	/* Bit masks for MXVR_ALLOC_6 */
1680
1681	#define CL24 0x7f /* Channel 24 Connection Label */
1682	#define CIU24 0x80 /* Channel 24 In Use */
1683	#define nCIU24 0x0
1684	#define CL25 0x7f00 /* Channel 25 Connection Label */
1685	#define CIU25 0x8000 /* Channel 25 In Use */
1686	#define nCIU25 0x0
1687	#define CL26 0x7f0000 /* Channel 26 Connection Label */
1688	#define CIU26 0x800000 /* Channel 26 In Use */
1689	#define nCIU26 0x0
1690	#define CL27 0x7f000000 /* Channel 27 Connection Label */
1691	#define CIU27 0x80000000 /* Channel 27 In Use */
1692	#define nCIU27 0x0
1693
1694	/* Bit masks for MXVR_ALLOC_7 */
1695
1696	#define CL28 0x7f /* Channel 28 Connection Label */
1697	#define CIU28 0x80 /* Channel 28 In Use */
1698	#define nCIU28 0x0
1699	#define CL29 0x7f00 /* Channel 29 Connection Label */
1700	#define CIU29 0x8000 /* Channel 29 In Use */
1701	#define nCIU29 0x0
1702	#define CL30 0x7f0000 /* Channel 30 Connection Label */
1703	#define CIU30 0x800000 /* Channel 30 In Use */
1704	#define nCIU30 0x0
1705	#define CL31 0x7f000000 /* Channel 31 Connection Label */
1706	#define CIU31 0x80000000 /* Channel 31 In Use */
1707	#define nCIU31 0x0
1708
1709	/* Bit masks for MXVR_ALLOC_8 */
1710
1711	#define CL32 0x7f /* Channel 32 Connection Label */
1712	#define CIU32 0x80 /* Channel 32 In Use */
1713	#define nCIU32 0x0
1714	#define CL33 0x7f00 /* Channel 33 Connection Label */
1715	#define CIU33 0x8000 /* Channel 33 In Use */
1716	#define nCIU33 0x0
1717	#define CL34 0x7f0000 /* Channel 34 Connection Label */
1718	#define CIU34 0x800000 /* Channel 34 In Use */
1719	#define nCIU34 0x0
1720	#define CL35 0x7f000000 /* Channel 35 Connection Label */
1721	#define CIU35 0x80000000 /* Channel 35 In Use */
1722	#define nCIU35 0x0
1723
1724	/* Bit masks for MXVR_ALLOC_9 */
1725
1726	#define CL36 0x7f /* Channel 36 Connection Label */
1727	#define CIU36 0x80 /* Channel 36 In Use */
1728	#define nCIU36 0x0
1729	#define CL37 0x7f00 /* Channel 37 Connection Label */
1730	#define CIU37 0x8000 /* Channel 37 In Use */
1731	#define nCIU37 0x0
1732	#define CL38 0x7f0000 /* Channel 38 Connection Label */
1733	#define CIU38 0x800000 /* Channel 38 In Use */
1734	#define nCIU38 0x0
1735	#define CL39 0x7f000000 /* Channel 39 Connection Label */
1736	#define CIU39 0x80000000 /* Channel 39 In Use */
1737	#define nCIU39 0x0
1738
1739	/* Bit masks for MXVR_ALLOC_10 */
1740
1741	#define CL40 0x7f /* Channel 40 Connection Label */
1742	#define CIU40 0x80 /* Channel 40 In Use */
1743	#define nCIU40 0x0
1744	#define CL41 0x7f00 /* Channel 41 Connection Label */
1745	#define CIU41 0x8000 /* Channel 41 In Use */
1746	#define nCIU41 0x0
1747	#define CL42 0x7f0000 /* Channel 42 Connection Label */
1748	#define CIU42 0x800000 /* Channel 42 In Use */
1749	#define nCIU42 0x0
1750	#define CL43 0x7f000000 /* Channel 43 Connection Label */
1751	#define CIU43 0x80000000 /* Channel 43 In Use */
1752	#define nCIU43 0x0
1753
1754	/* Bit masks for MXVR_ALLOC_11 */
1755
1756	#define CL44 0x7f /* Channel 44 Connection Label */
1757	#define CIU44 0x80 /* Channel 44 In Use */
1758	#define nCIU44 0x0
1759	#define CL45 0x7f00 /* Channel 45 Connection Label */
1760	#define CIU45 0x8000 /* Channel 45 In Use */
1761	#define nCIU45 0x0
1762	#define CL46 0x7f0000 /* Channel 46 Connection Label */
1763	#define CIU46 0x800000 /* Channel 46 In Use */
1764	#define nCIU46 0x0
1765	#define CL47 0x7f000000 /* Channel 47 Connection Label */
1766	#define CIU47 0x80000000 /* Channel 47 In Use */
1767	#define nCIU47 0x0
1768
1769	/* Bit masks for MXVR_ALLOC_12 */
1770
1771	#define CL48 0x7f /* Channel 48 Connection Label */
1772	#define CIU48 0x80 /* Channel 48 In Use */
1773	#define nCIU48 0x0
1774	#define CL49 0x7f00 /* Channel 49 Connection Label */
1775	#define CIU49 0x8000 /* Channel 49 In Use */
1776	#define nCIU49 0x0
1777	#define CL50 0x7f0000 /* Channel 50 Connection Label */
1778	#define CIU50 0x800000 /* Channel 50 In Use */
1779	#define nCIU50 0x0
1780	#define CL51 0x7f000000 /* Channel 51 Connection Label */
1781	#define CIU51 0x80000000 /* Channel 51 In Use */
1782	#define nCIU51 0x0
1783
1784	/* Bit masks for MXVR_ALLOC_13 */
1785
1786	#define CL52 0x7f /* Channel 52 Connection Label */
1787	#define CIU52 0x80 /* Channel 52 In Use */
1788	#define nCIU52 0x0
1789	#define CL53 0x7f00 /* Channel 53 Connection Label */
1790	#define CIU53 0x8000 /* Channel 53 In Use */
1791	#define nCIU53 0x0
1792	#define CL54 0x7f0000 /* Channel 54 Connection Label */
1793	#define CIU54 0x800000 /* Channel 54 In Use */
1794	#define nCIU54 0x0
1795	#define CL55 0x7f000000 /* Channel 55 Connection Label */
1796	#define CIU55 0x80000000 /* Channel 55 In Use */
1797	#define nCIU55 0x0
1798
1799	/* Bit masks for MXVR_ALLOC_14 */
1800
1801	#define CL56 0x7f /* Channel 56 Connection Label */
1802	#define CIU56 0x80 /* Channel 56 In Use */
1803	#define nCIU56 0x0
1804	#define CL57 0x7f00 /* Channel 57 Connection Label */
1805	#define CIU57 0x8000 /* Channel 57 In Use */
1806	#define nCIU57 0x0
1807	#define CL58 0x7f0000 /* Channel 58 Connection Label */
1808	#define CIU58 0x800000 /* Channel 58 In Use */
1809	#define nCIU58 0x0
1810	#define CL59 0x7f000000 /* Channel 59 Connection Label */
1811	#define CIU59 0x80000000 /* Channel 59 In Use */
1812	#define nCIU59 0x0
1813
1814	/* MXVR_SYNC_LCHAN_0 Masks */
1815
1816	#define LCHANPC0 0x0000000Flu
1817	#define LCHANPC1 0x000000F0lu
1818	#define LCHANPC2 0x00000F00lu
1819	#define LCHANPC3 0x0000F000lu
1820	#define LCHANPC4 0x000F0000lu
1821	#define LCHANPC5 0x00F00000lu
1822	#define LCHANPC6 0x0F000000lu
1823	#define LCHANPC7 0xF0000000lu
1824
1825
1826	/* MXVR_SYNC_LCHAN_1 Masks */
1827
1828	#define LCHANPC8 0x0000000Flu
1829	#define LCHANPC9 0x000000F0lu
1830	#define LCHANPC10 0x00000F00lu
1831	#define LCHANPC11 0x0000F000lu
1832	#define LCHANPC12 0x000F0000lu
1833	#define LCHANPC13 0x00F00000lu
1834	#define LCHANPC14 0x0F000000lu
1835	#define LCHANPC15 0xF0000000lu
1836
1837
1838	/* MXVR_SYNC_LCHAN_2 Masks */
1839
1840	#define LCHANPC16 0x0000000Flu
1841	#define LCHANPC17 0x000000F0lu
1842	#define LCHANPC18 0x00000F00lu
1843	#define LCHANPC19 0x0000F000lu
1844	#define LCHANPC20 0x000F0000lu
1845	#define LCHANPC21 0x00F00000lu
1846	#define LCHANPC22 0x0F000000lu
1847	#define LCHANPC23 0xF0000000lu
1848
1849
1850	/* MXVR_SYNC_LCHAN_3 Masks */
1851
1852	#define LCHANPC24 0x0000000Flu
1853	#define LCHANPC25 0x000000F0lu
1854	#define LCHANPC26 0x00000F00lu
1855	#define LCHANPC27 0x0000F000lu
1856	#define LCHANPC28 0x000F0000lu
1857	#define LCHANPC29 0x00F00000lu
1858	#define LCHANPC30 0x0F000000lu
1859	#define LCHANPC31 0xF0000000lu
1860
1861
1862	/* MXVR_SYNC_LCHAN_4 Masks */
1863
1864	#define LCHANPC32 0x0000000Flu
1865	#define LCHANPC33 0x000000F0lu
1866	#define LCHANPC34 0x00000F00lu
1867	#define LCHANPC35 0x0000F000lu
1868	#define LCHANPC36 0x000F0000lu
1869	#define LCHANPC37 0x00F00000lu
1870	#define LCHANPC38 0x0F000000lu
1871	#define LCHANPC39 0xF0000000lu
1872
1873
1874	/* MXVR_SYNC_LCHAN_5 Masks */
1875
1876	#define LCHANPC40 0x0000000Flu
1877	#define LCHANPC41 0x000000F0lu
1878	#define LCHANPC42 0x00000F00lu
1879	#define LCHANPC43 0x0000F000lu
1880	#define LCHANPC44 0x000F0000lu
1881	#define LCHANPC45 0x00F00000lu
1882	#define LCHANPC46 0x0F000000lu
1883	#define LCHANPC47 0xF0000000lu
1884
1885
1886	/* MXVR_SYNC_LCHAN_6 Masks */
1887
1888	#define LCHANPC48 0x0000000Flu
1889	#define LCHANPC49 0x000000F0lu
1890	#define LCHANPC50 0x00000F00lu
1891	#define LCHANPC51 0x0000F000lu
1892	#define LCHANPC52 0x000F0000lu
1893	#define LCHANPC53 0x00F00000lu
1894	#define LCHANPC54 0x0F000000lu
1895	#define LCHANPC55 0xF0000000lu
1896
1897
1898	/* MXVR_SYNC_LCHAN_7 Masks */
1899
1900	#define LCHANPC56 0x0000000Flu
1901	#define LCHANPC57 0x000000F0lu
1902	#define LCHANPC58 0x00000F00lu
1903	#define LCHANPC59 0x0000F000lu
1904
1905	/* Bit masks for MXVR_DMAx_CONFIG */
1906
1907	#define MDMAEN 0x1 /* DMA Channel Enable */
1908	#define nMDMAEN 0x0
1909	#define DD 0x2 /* DMA Channel Direction */
1910	#define nDD 0x0
1911	#define BY4SWAPEN 0x20 /* DMA Channel Four Byte Swap Enable */
1912	#define nBY4SWAPEN 0x0
1913	#define LCHAN 0x3c0 /* DMA Channel Logical Channel */
1914	#define BITSWAPEN 0x400 /* DMA Channel Bit Swap Enable */
1915	#define nBITSWAPEN 0x0
1916	#define BY2SWAPEN 0x800 /* DMA Channel Two Byte Swap Enable */
1917	#define nBY2SWAPEN 0x0
1918	#define MFLOW 0x7000 /* DMA Channel Operation Flow */
1919	#define FIXEDPM 0x80000 /* DMA Channel Fixed Pattern Matching Select */
1920	#define nFIXEDPM 0x0
1921	#define STARTPAT 0x300000 /* DMA Channel Start Pattern Select */
1922	#define STOPPAT 0xc00000 /* DMA Channel Stop Pattern Select */
1923	#define COUNTPOS 0x1c000000 /* DMA Channel Count Position */
1924
1925	/* Bit masks for MXVR_AP_CTL */
1926
1927	#define STARTAP 0x1 /* Start Asynchronous Packet Transmission */
1928	#define nSTARTAP 0x0
1929	#define CANCELAP 0x2 /* Cancel Asynchronous Packet Transmission */
1930	#define nCANCELAP 0x0
1931	#define RESETAP 0x4 /* Reset Asynchronous Packet Arbitration */
1932	#define nRESETAP 0x0
1933	#define APRBE0 0x4000 /* Asynchronous Packet Receive Buffer Entry 0 */
1934	#define nAPRBE0 0x0
1935	#define APRBE1 0x8000 /* Asynchronous Packet Receive Buffer Entry 1 */
1936	#define nAPRBE1 0x0
1937
1938	/* Bit masks for MXVR_APRB_START_ADDR */
1939
1940	#define APRB_START_ADDR 0x1fffffe /* Asynchronous Packet Receive Buffer Start Address */
1941
1942	/* Bit masks for MXVR_APRB_CURR_ADDR */
1943
1944	#define APRB_CURR_ADDR 0xffffffff /* Asynchronous Packet Receive Buffer Current Address */
1945
1946	/* Bit masks for MXVR_APTB_START_ADDR */
1947
1948	#define APTB_START_ADDR 0x1fffffe /* Asynchronous Packet Transmit Buffer Start Address */
1949
1950	/* Bit masks for MXVR_APTB_CURR_ADDR */
1951
1952	#define APTB_CURR_ADDR 0xffffffff /* Asynchronous Packet Transmit Buffer Current Address */
1953
1954	/* Bit masks for MXVR_CM_CTL */
1955
1956	#define STARTCM 0x1 /* Start Control Message Transmission */
1957	#define nSTARTCM 0x0
1958	#define CANCELCM 0x2 /* Cancel Control Message Transmission */
1959	#define nCANCELCM 0x0
1960	#define CMRBE0 0x10000 /* Control Message Receive Buffer Entry 0 */
1961	#define nCMRBE0 0x0
1962	#define CMRBE1 0x20000 /* Control Message Receive Buffer Entry 1 */
1963	#define nCMRBE1 0x0
1964	#define CMRBE2 0x40000 /* Control Message Receive Buffer Entry 2 */
1965	#define nCMRBE2 0x0
1966	#define CMRBE3 0x80000 /* Control Message Receive Buffer Entry 3 */
1967	#define nCMRBE3 0x0
1968	#define CMRBE4 0x100000 /* Control Message Receive Buffer Entry 4 */
1969	#define nCMRBE4 0x0
1970	#define CMRBE5 0x200000 /* Control Message Receive Buffer Entry 5 */
1971	#define nCMRBE5 0x0
1972	#define CMRBE6 0x400000 /* Control Message Receive Buffer Entry 6 */
1973	#define nCMRBE6 0x0
1974	#define CMRBE7 0x800000 /* Control Message Receive Buffer Entry 7 */
1975	#define nCMRBE7 0x0
1976	#define CMRBE8 0x1000000 /* Control Message Receive Buffer Entry 8 */
1977	#define nCMRBE8 0x0
1978	#define CMRBE9 0x2000000 /* Control Message Receive Buffer Entry 9 */
1979	#define nCMRBE9 0x0
1980	#define CMRBE10 0x4000000 /* Control Message Receive Buffer Entry 10 */
1981	#define nCMRBE10 0x0
1982	#define CMRBE11 0x8000000 /* Control Message Receive Buffer Entry 11 */
1983	#define nCMRBE11 0x0
1984	#define CMRBE12 0x10000000 /* Control Message Receive Buffer Entry 12 */
1985	#define nCMRBE12 0x0
1986	#define CMRBE13 0x20000000 /* Control Message Receive Buffer Entry 13 */
1987	#define nCMRBE13 0x0
1988	#define CMRBE14 0x40000000 /* Control Message Receive Buffer Entry 14 */
1989	#define nCMRBE14 0x0
1990	#define CMRBE15 0x80000000 /* Control Message Receive Buffer Entry 15 */
1991	#define nCMRBE15 0x0
1992
1993	/* Bit masks for MXVR_CMRB_START_ADDR */
1994
1995	#define CMRB_START_ADDR 0x1fffffe /* Control Message Receive Buffer Start Address */
1996
1997	/* Bit masks for MXVR_CMRB_CURR_ADDR */
1998
1999	#define CMRB_CURR_ADDR 0xffffffff /* Control Message Receive Buffer Current Address */
2000
2001	/* Bit masks for MXVR_CMTB_START_ADDR */
2002
2003	#define CMTB_START_ADDR 0x1fffffe /* Control Message Transmit Buffer Start Address */
2004
2005	/* Bit masks for MXVR_CMTB_CURR_ADDR */
2006
2007	#define CMTB_CURR_ADDR 0xffffffff /* Control Message Transmit Buffer Current Address */
2008
2009	/* Bit masks for MXVR_RRDB_START_ADDR */
2010
2011	#define RRDB_START_ADDR 0x1fffffe /* Remote Read Buffer Start Address */
2012
2013	/* Bit masks for MXVR_RRDB_CURR_ADDR */
2014
2015	#define RRDB_CURR_ADDR 0xffffffff /* Remote Read Buffer Current Address */
2016
2017	/* Bit masks for MXVR_PAT_DATAx */
2018
2019	#define MATCH_DATA_0 0xff /* Pattern Match Data Byte 0 */
2020	#define MATCH_DATA_1 0xff00 /* Pattern Match Data Byte 1 */
2021	#define MATCH_DATA_2 0xff0000 /* Pattern Match Data Byte 2 */
2022	#define MATCH_DATA_3 0xff000000 /* Pattern Match Data Byte 3 */
2023
2024	/* Bit masks for MXVR_PAT_EN_0 */
2025
2026	#define MATCH_EN_0_0 0x1 /* Pattern Match Enable Byte 0 Bit 0 */
2027	#define nMATCH_EN_0_0 0x0
2028	#define MATCH_EN_0_1 0x2 /* Pattern Match Enable Byte 0 Bit 1 */
2029	#define nMATCH_EN_0_1 0x0
2030	#define MATCH_EN_0_2 0x4 /* Pattern Match Enable Byte 0 Bit 2 */
2031	#define nMATCH_EN_0_2 0x0
2032	#define MATCH_EN_0_3 0x8 /* Pattern Match Enable Byte 0 Bit 3 */
2033	#define nMATCH_EN_0_3 0x0
2034	#define MATCH_EN_0_4 0x10 /* Pattern Match Enable Byte 0 Bit 4 */
2035	#define nMATCH_EN_0_4 0x0
2036	#define MATCH_EN_0_5 0x20 /* Pattern Match Enable Byte 0 Bit 5 */
2037	#define nMATCH_EN_0_5 0x0
2038	#define MATCH_EN_0_6 0x40 /* Pattern Match Enable Byte 0 Bit 6 */
2039	#define nMATCH_EN_0_6 0x0
2040	#define MATCH_EN_0_7 0x80 /* Pattern Match Enable Byte 0 Bit 7 */
2041	#define nMATCH_EN_0_7 0x0
2042	#define MATCH_EN_1_0 0x100 /* Pattern Match Enable Byte 1 Bit 0 */
2043	#define nMATCH_EN_1_0 0x0
2044	#define MATCH_EN_1_1 0x200 /* Pattern Match Enable Byte 1 Bit 1 */
2045	#define nMATCH_EN_1_1 0x0
2046	#define MATCH_EN_1_2 0x400 /* Pattern Match Enable Byte 1 Bit 2 */
2047	#define nMATCH_EN_1_2 0x0
2048	#define MATCH_EN_1_3 0x800 /* Pattern Match Enable Byte 1 Bit 3 */
2049	#define nMATCH_EN_1_3 0x0
2050	#define MATCH_EN_1_4 0x1000 /* Pattern Match Enable Byte 1 Bit 4 */
2051	#define nMATCH_EN_1_4 0x0
2052	#define MATCH_EN_1_5 0x2000 /* Pattern Match Enable Byte 1 Bit 5 */
2053	#define nMATCH_EN_1_5 0x0
2054	#define MATCH_EN_1_6 0x4000 /* Pattern Match Enable Byte 1 Bit 6 */
2055	#define nMATCH_EN_1_6 0x0
2056	#define MATCH_EN_1_7 0x8000 /* Pattern Match Enable Byte 1 Bit 7 */
2057	#define nMATCH_EN_1_7 0x0
2058	#define MATCH_EN_2_0 0x10000 /* Pattern Match Enable Byte 2 Bit 0 */
2059	#define nMATCH_EN_2_0 0x0
2060	#define MATCH_EN_2_1 0x20000 /* Pattern Match Enable Byte 2 Bit 1 */
2061	#define nMATCH_EN_2_1 0x0
2062	#define MATCH_EN_2_2 0x40000 /* Pattern Match Enable Byte 2 Bit 2 */
2063	#define nMATCH_EN_2_2 0x0
2064	#define MATCH_EN_2_3 0x80000 /* Pattern Match Enable Byte 2 Bit 3 */
2065	#define nMATCH_EN_2_3 0x0
2066	#define MATCH_EN_2_4 0x100000 /* Pattern Match Enable Byte 2 Bit 4 */
2067	#define nMATCH_EN_2_4 0x0
2068	#define MATCH_EN_2_5 0x200000 /* Pattern Match Enable Byte 2 Bit 5 */
2069	#define nMATCH_EN_2_5 0x0
2070	#define MATCH_EN_2_6 0x400000 /* Pattern Match Enable Byte 2 Bit 6 */
2071	#define nMATCH_EN_2_6 0x0
2072	#define MATCH_EN_2_7 0x800000 /* Pattern Match Enable Byte 2 Bit 7 */
2073	#define nMATCH_EN_2_7 0x0
2074	#define MATCH_EN_3_0 0x1000000 /* Pattern Match Enable Byte 3 Bit 0 */
2075	#define nMATCH_EN_3_0 0x0
2076	#define MATCH_EN_3_1 0x2000000 /* Pattern Match Enable Byte 3 Bit 1 */
2077	#define nMATCH_EN_3_1 0x0
2078	#define MATCH_EN_3_2 0x4000000 /* Pattern Match Enable Byte 3 Bit 2 */
2079	#define nMATCH_EN_3_2 0x0
2080	#define MATCH_EN_3_3 0x8000000 /* Pattern Match Enable Byte 3 Bit 3 */
2081	#define nMATCH_EN_3_3 0x0
2082	#define MATCH_EN_3_4 0x10000000 /* Pattern Match Enable Byte 3 Bit 4 */
2083	#define nMATCH_EN_3_4 0x0
2084	#define MATCH_EN_3_5 0x20000000 /* Pattern Match Enable Byte 3 Bit 5 */
2085	#define nMATCH_EN_3_5 0x0
2086	#define MATCH_EN_3_6 0x40000000 /* Pattern Match Enable Byte 3 Bit 6 */
2087	#define nMATCH_EN_3_6 0x0
2088	#define MATCH_EN_3_7 0x80000000 /* Pattern Match Enable Byte 3 Bit 7 */
2089	#define nMATCH_EN_3_7 0x0
2090
2091	/* Bit masks for MXVR_PAT_EN_1 */
2092
2093	#define MATCH_EN_0_0 0x1 /* Pattern Match Enable Byte 0 Bit 0 */
2094	#define nMATCH_EN_0_0 0x0
2095	#define MATCH_EN_0_1 0x2 /* Pattern Match Enable Byte 0 Bit 1 */
2096	#define nMATCH_EN_0_1 0x0
2097	#define MATCH_EN_0_2 0x4 /* Pattern Match Enable Byte 0 Bit 2 */
2098	#define nMATCH_EN_0_2 0x0
2099	#define MATCH_EN_0_3 0x8 /* Pattern Match Enable Byte 0 Bit 3 */
2100	#define nMATCH_EN_0_3 0x0
2101	#define MATCH_EN_0_4 0x10 /* Pattern Match Enable Byte 0 Bit 4 */
2102	#define nMATCH_EN_0_4 0x0
2103	#define MATCH_EN_0_5 0x20 /* Pattern Match Enable Byte 0 Bit 5 */
2104	#define nMATCH_EN_0_5 0x0
2105	#define MATCH_EN_0_6 0x40 /* Pattern Match Enable Byte 0 Bit 6 */
2106	#define nMATCH_EN_0_6 0x0
2107	#define MATCH_EN_0_7 0x80 /* Pattern Match Enable Byte 0 Bit 7 */
2108	#define nMATCH_EN_0_7 0x0
2109	#define MATCH_EN_1_0 0x100 /* Pattern Match Enable Byte 1 Bit 0 */
2110	#define nMATCH_EN_1_0 0x0
2111	#define MATCH_EN_1_1 0x200 /* Pattern Match Enable Byte 1 Bit 1 */
2112	#define nMATCH_EN_1_1 0x0
2113	#define MATCH_EN_1_2 0x400 /* Pattern Match Enable Byte 1 Bit 2 */
2114	#define nMATCH_EN_1_2 0x0
2115	#define MATCH_EN_1_3 0x800 /* Pattern Match Enable Byte 1 Bit 3 */
2116	#define nMATCH_EN_1_3 0x0
2117	#define MATCH_EN_1_4 0x1000 /* Pattern Match Enable Byte 1 Bit 4 */
2118	#define nMATCH_EN_1_4 0x0
2119	#define MATCH_EN_1_5 0x2000 /* Pattern Match Enable Byte 1 Bit 5 */
2120	#define nMATCH_EN_1_5 0x0
2121	#define MATCH_EN_1_6 0x4000 /* Pattern Match Enable Byte 1 Bit 6 */
2122	#define nMATCH_EN_1_6 0x0
2123	#define MATCH_EN_1_7 0x8000 /* Pattern Match Enable Byte 1 Bit 7 */
2124	#define nMATCH_EN_1_7 0x0
2125	#define MATCH_EN_2_0 0x10000 /* Pattern Match Enable Byte 2 Bit 0 */
2126	#define nMATCH_EN_2_0 0x0
2127	#define MATCH_EN_2_1 0x20000 /* Pattern Match Enable Byte 2 Bit 1 */
2128	#define nMATCH_EN_2_1 0x0
2129	#define MATCH_EN_2_2 0x40000 /* Pattern Match Enable Byte 2 Bit 2 */
2130	#define nMATCH_EN_2_2 0x0
2131	#define MATCH_EN_2_3 0x80000 /* Pattern Match Enable Byte 2 Bit 3 */
2132	#define nMATCH_EN_2_3 0x0
2133	#define MATCH_EN_2_4 0x100000 /* Pattern Match Enable Byte 2 Bit 4 */
2134	#define nMATCH_EN_2_4 0x0
2135	#define MATCH_EN_2_5 0x200000 /* Pattern Match Enable Byte 2 Bit 5 */
2136	#define nMATCH_EN_2_5 0x0
2137	#define MATCH_EN_2_6 0x400000 /* Pattern Match Enable Byte 2 Bit 6 */
2138	#define nMATCH_EN_2_6 0x0
2139	#define MATCH_EN_2_7 0x800000 /* Pattern Match Enable Byte 2 Bit 7 */
2140	#define nMATCH_EN_2_7 0x0
2141	#define MATCH_EN_3_0 0x1000000 /* Pattern Match Enable Byte 3 Bit 0 */
2142	#define nMATCH_EN_3_0 0x0
2143	#define MATCH_EN_3_1 0x2000000 /* Pattern Match Enable Byte 3 Bit 1 */
2144	#define nMATCH_EN_3_1 0x0
2145	#define MATCH_EN_3_2 0x4000000 /* Pattern Match Enable Byte 3 Bit 2 */
2146	#define nMATCH_EN_3_2 0x0
2147	#define MATCH_EN_3_3 0x8000000 /* Pattern Match Enable Byte 3 Bit 3 */
2148	#define nMATCH_EN_3_3 0x0
2149	#define MATCH_EN_3_4 0x10000000 /* Pattern Match Enable Byte 3 Bit 4 */
2150	#define nMATCH_EN_3_4 0x0
2151	#define MATCH_EN_3_5 0x20000000 /* Pattern Match Enable Byte 3 Bit 5 */
2152	#define nMATCH_EN_3_5 0x0
2153	#define MATCH_EN_3_6 0x40000000 /* Pattern Match Enable Byte 3 Bit 6 */
2154	#define nMATCH_EN_3_6 0x0
2155	#define MATCH_EN_3_7 0x80000000 /* Pattern Match Enable Byte 3 Bit 7 */
2156	#define nMATCH_EN_3_7 0x0
2157
2158	/* Bit masks for MXVR_FRAME_CNT_0 */
2159
2160	#define FCNT 0xffff /* Frame Count */
2161
2162	/* Bit masks for MXVR_FRAME_CNT_1 */
2163
2164	#define FCNT 0xffff /* Frame Count */
2165
2166	/* Bit masks for MXVR_ROUTING_0 */
2167
2168	#define TX_CH0 0x3f /* Transmit Channel 0 */
2169	#define MUTE_CH0 0x80 /* Mute Channel 0 */
2170	#define nMUTE_CH0 0x0
2171	#define TX_CH1 0x3f00 /* Transmit Channel 0 */
2172	#define MUTE_CH1 0x8000 /* Mute Channel 0 */
2173	#define nMUTE_CH1 0x0
2174	#define TX_CH2 0x3f0000 /* Transmit Channel 0 */
2175	#define MUTE_CH2 0x800000 /* Mute Channel 0 */
2176	#define nMUTE_CH2 0x0
2177	#define TX_CH3 0x3f000000 /* Transmit Channel 0 */
2178	#define MUTE_CH3 0x80000000 /* Mute Channel 0 */
2179	#define nMUTE_CH3 0x0
2180
2181	/* Bit masks for MXVR_ROUTING_1 */
2182
2183	#define TX_CH4 0x3f /* Transmit Channel 4 */
2184	#define MUTE_CH4 0x80 /* Mute Channel 4 */
2185	#define nMUTE_CH4 0x0
2186	#define TX_CH5 0x3f00 /* Transmit Channel 5 */
2187	#define MUTE_CH5 0x8000 /* Mute Channel 5 */
2188	#define nMUTE_CH5 0x0
2189	#define TX_CH6 0x3f0000 /* Transmit Channel 6 */
2190	#define MUTE_CH6 0x800000 /* Mute Channel 6 */
2191	#define nMUTE_CH6 0x0
2192	#define TX_CH7 0x3f000000 /* Transmit Channel 7 */
2193	#define MUTE_CH7 0x80000000 /* Mute Channel 7 */
2194	#define nMUTE_CH7 0x0
2195
2196	/* Bit masks for MXVR_ROUTING_2 */
2197
2198	#define TX_CH8 0x3f /* Transmit Channel 8 */
2199	#define MUTE_CH8 0x80 /* Mute Channel 8 */
2200	#define nMUTE_CH8 0x0
2201	#define TX_CH9 0x3f00 /* Transmit Channel 9 */
2202	#define MUTE_CH9 0x8000 /* Mute Channel 9 */
2203	#define nMUTE_CH9 0x0
2204	#define TX_CH10 0x3f0000 /* Transmit Channel 10 */
2205	#define MUTE_CH10 0x800000 /* Mute Channel 10 */
2206	#define nMUTE_CH10 0x0
2207	#define TX_CH11 0x3f000000 /* Transmit Channel 11 */
2208	#define MUTE_CH11 0x80000000 /* Mute Channel 11 */
2209	#define nMUTE_CH11 0x0
2210
2211	/* Bit masks for MXVR_ROUTING_3 */
2212
2213	#define TX_CH12 0x3f /* Transmit Channel 12 */
2214	#define MUTE_CH12 0x80 /* Mute Channel 12 */
2215	#define nMUTE_CH12 0x0
2216	#define TX_CH13 0x3f00 /* Transmit Channel 13 */
2217	#define MUTE_CH13 0x8000 /* Mute Channel 13 */
2218	#define nMUTE_CH13 0x0
2219	#define TX_CH14 0x3f0000 /* Transmit Channel 14 */
2220	#define MUTE_CH14 0x800000 /* Mute Channel 14 */
2221	#define nMUTE_CH14 0x0
2222	#define TX_CH15 0x3f000000 /* Transmit Channel 15 */
2223	#define MUTE_CH15 0x80000000 /* Mute Channel 15 */
2224	#define nMUTE_CH15 0x0
2225
2226	/* Bit masks for MXVR_ROUTING_4 */
2227
2228	#define TX_CH16 0x3f /* Transmit Channel 16 */
2229	#define MUTE_CH16 0x80 /* Mute Channel 16 */
2230	#define nMUTE_CH16 0x0
2231	#define TX_CH17 0x3f00 /* Transmit Channel 17 */
2232	#define MUTE_CH17 0x8000 /* Mute Channel 17 */
2233	#define nMUTE_CH17 0x0
2234	#define TX_CH18 0x3f0000 /* Transmit Channel 18 */
2235	#define MUTE_CH18 0x800000 /* Mute Channel 18 */
2236	#define nMUTE_CH18 0x0
2237	#define TX_CH19 0x3f000000 /* Transmit Channel 19 */
2238	#define MUTE_CH19 0x80000000 /* Mute Channel 19 */
2239	#define nMUTE_CH19 0x0
2240
2241	/* Bit masks for MXVR_ROUTING_5 */
2242
2243	#define TX_CH20 0x3f /* Transmit Channel 20 */
2244	#define MUTE_CH20 0x80 /* Mute Channel 20 */
2245	#define nMUTE_CH20 0x0
2246	#define TX_CH21 0x3f00 /* Transmit Channel 21 */
2247	#define MUTE_CH21 0x8000 /* Mute Channel 21 */
2248	#define nMUTE_CH21 0x0
2249	#define TX_CH22 0x3f0000 /* Transmit Channel 22 */
2250	#define MUTE_CH22 0x800000 /* Mute Channel 22 */
2251	#define nMUTE_CH22 0x0
2252	#define TX_CH23 0x3f000000 /* Transmit Channel 23 */
2253	#define MUTE_CH23 0x80000000 /* Mute Channel 23 */
2254	#define nMUTE_CH23 0x0
2255
2256	/* Bit masks for MXVR_ROUTING_6 */
2257
2258	#define TX_CH24 0x3f /* Transmit Channel 24 */
2259	#define MUTE_CH24 0x80 /* Mute Channel 24 */
2260	#define nMUTE_CH24 0x0
2261	#define TX_CH25 0x3f00 /* Transmit Channel 25 */
2262	#define MUTE_CH25 0x8000 /* Mute Channel 25 */
2263	#define nMUTE_CH25 0x0
2264	#define TX_CH26 0x3f0000 /* Transmit Channel 26 */
2265	#define MUTE_CH26 0x800000 /* Mute Channel 26 */
2266	#define nMUTE_CH26 0x0
2267	#define TX_CH27 0x3f000000 /* Transmit Channel 27 */
2268	#define MUTE_CH27 0x80000000 /* Mute Channel 27 */
2269	#define nMUTE_CH27 0x0
2270
2271	/* Bit masks for MXVR_ROUTING_7 */
2272
2273	#define TX_CH28 0x3f /* Transmit Channel 28 */
2274	#define MUTE_CH28 0x80 /* Mute Channel 28 */
2275	#define nMUTE_CH28 0x0
2276	#define TX_CH29 0x3f00 /* Transmit Channel 29 */
2277	#define MUTE_CH29 0x8000 /* Mute Channel 29 */
2278	#define nMUTE_CH29 0x0
2279	#define TX_CH30 0x3f0000 /* Transmit Channel 30 */
2280	#define MUTE_CH30 0x800000 /* Mute Channel 30 */
2281	#define nMUTE_CH30 0x0
2282	#define TX_CH31 0x3f000000 /* Transmit Channel 31 */
2283	#define MUTE_CH31 0x80000000 /* Mute Channel 31 */
2284	#define nMUTE_CH31 0x0
2285
2286	/* Bit masks for MXVR_ROUTING_8 */
2287
2288	#define TX_CH32 0x3f /* Transmit Channel 32 */
2289	#define MUTE_CH32 0x80 /* Mute Channel 32 */
2290	#define nMUTE_CH32 0x0
2291	#define TX_CH33 0x3f00 /* Transmit Channel 33 */
2292	#define MUTE_CH33 0x8000 /* Mute Channel 33 */
2293	#define nMUTE_CH33 0x0
2294	#define TX_CH34 0x3f0000 /* Transmit Channel 34 */
2295	#define MUTE_CH34 0x800000 /* Mute Channel 34 */
2296	#define nMUTE_CH34 0x0
2297	#define TX_CH35 0x3f000000 /* Transmit Channel 35 */
2298	#define MUTE_CH35 0x80000000 /* Mute Channel 35 */
2299	#define nMUTE_CH35 0x0
2300
2301	/* Bit masks for MXVR_ROUTING_9 */
2302
2303	#define TX_CH36 0x3f /* Transmit Channel 36 */
2304	#define MUTE_CH36 0x80 /* Mute Channel 36 */
2305	#define nMUTE_CH36 0x0
2306	#define TX_CH37 0x3f00 /* Transmit Channel 37 */
2307	#define MUTE_CH37 0x8000 /* Mute Channel 37 */
2308	#define nMUTE_CH37 0x0
2309	#define TX_CH38 0x3f0000 /* Transmit Channel 38 */
2310	#define MUTE_CH38 0x800000 /* Mute Channel 38 */
2311	#define nMUTE_CH38 0x0
2312	#define TX_CH39 0x3f000000 /* Transmit Channel 39 */
2313	#define MUTE_CH39 0x80000000 /* Mute Channel 39 */
2314	#define nMUTE_CH39 0x0
2315
2316	/* Bit masks for MXVR_ROUTING_10 */
2317
2318	#define TX_CH40 0x3f /* Transmit Channel 40 */
2319	#define MUTE_CH40 0x80 /* Mute Channel 40 */
2320	#define nMUTE_CH40 0x0
2321	#define TX_CH41 0x3f00 /* Transmit Channel 41 */
2322	#define MUTE_CH41 0x8000 /* Mute Channel 41 */
2323	#define nMUTE_CH41 0x0
2324	#define TX_CH42 0x3f0000 /* Transmit Channel 42 */
2325	#define MUTE_CH42 0x800000 /* Mute Channel 42 */
2326	#define nMUTE_CH42 0x0
2327	#define TX_CH43 0x3f000000 /* Transmit Channel 43 */
2328	#define MUTE_CH43 0x80000000 /* Mute Channel 43 */
2329	#define nMUTE_CH43 0x0
2330
2331	/* Bit masks for MXVR_ROUTING_11 */
2332
2333	#define TX_CH44 0x3f /* Transmit Channel 44 */
2334	#define MUTE_CH44 0x80 /* Mute Channel 44 */
2335	#define nMUTE_CH44 0x0
2336	#define TX_CH45 0x3f00 /* Transmit Channel 45 */
2337	#define MUTE_CH45 0x8000 /* Mute Channel 45 */
2338	#define nMUTE_CH45 0x0
2339	#define TX_CH46 0x3f0000 /* Transmit Channel 46 */
2340	#define MUTE_CH46 0x800000 /* Mute Channel 46 */
2341	#define nMUTE_CH46 0x0
2342	#define TX_CH47 0x3f000000 /* Transmit Channel 47 */
2343	#define MUTE_CH47 0x80000000 /* Mute Channel 47 */
2344	#define nMUTE_CH47 0x0
2345
2346	/* Bit masks for MXVR_ROUTING_12 */
2347
2348	#define TX_CH48 0x3f /* Transmit Channel 48 */
2349	#define MUTE_CH48 0x80 /* Mute Channel 48 */
2350	#define nMUTE_CH48 0x0
2351	#define TX_CH49 0x3f00 /* Transmit Channel 49 */
2352	#define MUTE_CH49 0x8000 /* Mute Channel 49 */
2353	#define nMUTE_CH49 0x0
2354	#define TX_CH50 0x3f0000 /* Transmit Channel 50 */
2355	#define MUTE_CH50 0x800000 /* Mute Channel 50 */
2356	#define nMUTE_CH50 0x0
2357	#define TX_CH51 0x3f000000 /* Transmit Channel 51 */
2358	#define MUTE_CH51 0x80000000 /* Mute Channel 51 */
2359	#define nMUTE_CH51 0x0
2360
2361	/* Bit masks for MXVR_ROUTING_13 */
2362
2363	#define TX_CH52 0x3f /* Transmit Channel 52 */
2364	#define MUTE_CH52 0x80 /* Mute Channel 52 */
2365	#define nMUTE_CH52 0x0
2366	#define TX_CH53 0x3f00 /* Transmit Channel 53 */
2367	#define MUTE_CH53 0x8000 /* Mute Channel 53 */
2368	#define nMUTE_CH53 0x0
2369	#define TX_CH54 0x3f0000 /* Transmit Channel 54 */
2370	#define MUTE_CH54 0x800000 /* Mute Channel 54 */
2371	#define nMUTE_CH54 0x0
2372	#define TX_CH55 0x3f000000 /* Transmit Channel 55 */
2373	#define MUTE_CH55 0x80000000 /* Mute Channel 55 */
2374	#define nMUTE_CH55 0x0
2375
2376	/* Bit masks for MXVR_ROUTING_14 */
2377
2378	#define TX_CH56 0x3f /* Transmit Channel 56 */
2379	#define MUTE_CH56 0x80 /* Mute Channel 56 */
2380	#define nMUTE_CH56 0x0
2381	#define TX_CH57 0x3f00 /* Transmit Channel 57 */
2382	#define MUTE_CH57 0x8000 /* Mute Channel 57 */
2383	#define nMUTE_CH57 0x0
2384	#define TX_CH58 0x3f0000 /* Transmit Channel 58 */
2385	#define MUTE_CH58 0x800000 /* Mute Channel 58 */
2386	#define nMUTE_CH58 0x0
2387	#define TX_CH59 0x3f000000 /* Transmit Channel 59 */
2388	#define MUTE_CH59 0x80000000 /* Mute Channel 59 */
2389	#define nMUTE_CH59 0x0
2390
2391	/* Bit masks for MXVR_BLOCK_CNT */
2392
2393	#define BCNT 0xffff /* Block Count */
2394
2395	/* Bit masks for MXVR_CLK_CTL */
2396
2397	#define MXTALCEN 0x1 /* MXVR Crystal Oscillator Clock Enable */
2398	#define nMXTALCEN 0x0
2399	#define MXTALFEN 0x2 /* MXVR Crystal Oscillator Feedback Enable */
2400	#define nMXTALFEN 0x0
2401	#define MXTALMUL 0x30 /* MXVR Crystal Multiplier */
2402	#define CLKX3SEL 0x80 /* Clock Generation Source Select */
2403	#define nCLKX3SEL 0x0
2404	#define MMCLKEN 0x100 /* Master Clock Enable */
2405	#define nMMCLKEN 0x0
2406	#define MMCLKMUL 0x1e00 /* Master Clock Multiplication Factor */
2407	#define PLLSMPS 0xe000 /* MXVR PLL State Machine Prescaler */
2408	#define MBCLKEN 0x10000 /* Bit Clock Enable */
2409	#define nMBCLKEN 0x0
2410	#define MBCLKDIV 0x1e0000 /* Bit Clock Divide Factor */
2411	#define INVRX 0x800000 /* Invert Receive Data */
2412	#define nINVRX 0x0
2413	#define MFSEN 0x1000000 /* Frame Sync Enable */
2414	#define nMFSEN 0x0
2415	#define MFSDIV 0x1e000000 /* Frame Sync Divide Factor */
2416	#define MFSSEL 0x60000000 /* Frame Sync Select */
2417	#define MFSSYNC 0x80000000 /* Frame Sync Synchronization Select */
2418	#define nMFSSYNC 0x0
2419
2420	/* Bit masks for MXVR_CDRPLL_CTL */
2421
2422	#define CDRSMEN 0x1 /* MXVR CDRPLL State Machine Enable */
2423	#define nCDRSMEN 0x0
2424	#define CDRRSTB 0x2 /* MXVR CDRPLL Reset */
2425	#define nCDRRSTB 0x0
2426	#define CDRSVCO 0x4 /* MXVR CDRPLL Start VCO */
2427	#define nCDRSVCO 0x0
2428	#define CDRMODE 0x8 /* MXVR CDRPLL CDR Mode Select */
2429	#define nCDRMODE 0x0
2430	#define CDRSCNT 0x3f0 /* MXVR CDRPLL Start Counter */
2431	#define CDRLCNT 0xfc00 /* MXVR CDRPLL Lock Counter */
2432	#define CDRSHPSEL 0x3f0000 /* MXVR CDRPLL Shaper Select */
2433	#define CDRSHPEN 0x800000 /* MXVR CDRPLL Shaper Enable */
2434	#define nCDRSHPEN 0x0
2435	#define CDRCPSEL 0xff000000 /* MXVR CDRPLL Charge Pump Current Select */
2436
2437	/* Bit masks for MXVR_FMPLL_CTL */
2438
2439	#define FMSMEN 0x1 /* MXVR FMPLL State Machine Enable */
2440	#define nFMSMEN 0x0
2441	#define FMRSTB 0x2 /* MXVR FMPLL Reset */
2442	#define nFMRSTB 0x0
2443	#define FMSVCO 0x4 /* MXVR FMPLL Start VCO */
2444	#define nFMSVCO 0x0
2445	#define FMSCNT 0x3f0 /* MXVR FMPLL Start Counter */
2446	#define FMLCNT 0xfc00 /* MXVR FMPLL Lock Counter */
2447	#define FMCPSEL 0xff000000 /* MXVR FMPLL Charge Pump Current Select */
2448
2449	/* Bit masks for MXVR_PIN_CTL */
2450
2451	#define MTXONBOD 0x1 /* MTXONB Open Drain Select */
2452	#define nMTXONBOD 0x0
2453	#define MTXONBG 0x2 /* MTXONB Gates MTX Select */
2454	#define nMTXONBG 0x0
2455	#define MFSOE 0x10 /* MFS Output Enable */
2456	#define nMFSOE 0x0
2457	#define MFSGPSEL 0x20 /* MFS General Purpose Output Select */
2458	#define nMFSGPSEL 0x0
2459	#define MFSGPDAT 0x40 /* MFS General Purpose Output Data */
2460	#define nMFSGPDAT 0x0
2461
2462	/* Bit masks for MXVR_SCLK_CNT */
2463
2464	#define SCNT 0xffff /* System Clock Count */
2465
2466	/* Bit masks for KPAD_CTL */
2467
2468	#define KPAD_EN 0x1 /* Keypad Enable */
2469	#define nKPAD_EN 0x0
2470	#define KPAD_IRQMODE 0x6 /* Key Press Interrupt Enable */
2471	#define nKPAD_IRQMODE 0x0 /* Interrupt Disabled */
2472	#define KPAD_IRQMODE_SK 0x2 /* Single key (single row, single column) press interrupt enable */
2473	#define KPAD_IRQMODE_MK 0x4 /* Single key press multiple key press interrupt enable */
2474	#define KPAD_ROWEN 0x1c00 /* Row Enable Width */
2475	#define KPAD_COLEN 0xe000 /* Column Enable Width */
2476
2477
2478	#ifdef _MISRA_RULES
2479	#define SET_KPAD_ROWEN(x) (((x)&0x7u)<<10) /* 000: row 0 enabled, 111: rows 0-7 enabled */
2480	#define SET_KPAD_COLEN(x) (((x)&0x7u)<<13) /* 000: column 0 enabled, 111: columns 0-7 enabled */
2481	#else
2482	#define SET_KPAD_ROWEN(x) (((x)&0x7)<<10) /* 000: row 0 enabled, 111: rows 0-7 enabled */
2483	#define SET_KPAD_COLEN(x) (((x)&0x7)<<13) /* 000: column 0 enabled, 111: columns 0-7 enabled */
2484	#endif /* _MISRA_RULES */
2485
2486	/* Bit masks for KPAD_PRESCALE */
2487
2488	#define KPAD_PRESCALE_VAL 0x3f /* Key Prescale Value */
2489
2490	#ifdef _MISRA_RULES
2491	#define SET_KPAD_PRESCALE(x) ((x)&0x3Fu) /* KPAD_PRESCALE_VAL (Key Prescale). Key Prescale Value (5:0) */
2492	#else
2493	#define SET_KPAD_PRESCALE(x) ((x)&0x3F) /* KPAD_PRESCALE_VAL (Key Prescale). Key Prescale Value (5:0) */
2494	#endif /* MISRA_RULES */
2495
2496
2497	/* Bit masks for KPAD_MSEL */
2498
2499	#define DBON_SCALE 0xff /* Debounce Scale Value */
2500	#define COLDRV_SCALE 0xff00 /* Column Driver Scale Value */
2501
2502	#ifdef _MISRA_RULES
2503	#define SET_KPAD_DBON_SCALE(x) ((x)&0xFFu) /* DBON_SCALE (Debounce Scale). Debounce Delay Multiplier Select [7:0] */
2504	#define SET_KPAD_COLDRV_SCALE(x) (((x)&0xFFu)<<8) /* COLDRV_SCALE (Column Driver Scale). Column Driver Period Multiplier Select [15:8] */
2505	#else
2506	#define SET_KPAD_DBON_SCALE(x) ((x)&0xFF) /* DBON_SCALE (Debounce Scale). Debounce Delay Multiplier Select [7:0] */
2507	#define SET_KPAD_COLDRV_SCALE(x) (((x)&0xFF)<<8) /* COLDRV_SCALE (Column Driver Scale). Column Driver Period Multiplier Select [15:8] */
2508	#endif /* _MISRA_RULES */
2509
2510
2511	/* Bit masks for KPAD_ROWCOL */
2512
2513	#define KPAD_ROW 0xff /* Rows Pressed */
2514	#define KPAD_COL 0xff00 /* Columns Pressed */
2515
2516	/* Bit masks for KPAD_STAT */
2517
2518	#define KPAD_IRQ 0x1 /* Keypad Interrupt Status */
2519	#define nKPAD_IRQ 0x0
2520	#define KPAD_MROWCOL 0x6 /* Multiple Row/Column Keypress Status */
2521	#define KPAD_PRESSED 0x8 /* Key press current status */
2522	#define nKPAD_PRESSED 0x0
2523	#define KPAD_NO_KEY 0x0 /* No Keypress Status*/
2524	#define KPAD_SINGLE_KEY 0x2 /* Single Keypress Status */
2525	#define KPAD_MKSROWCOL 0x4 /* Multiple Keypress in the same row or column Status */
2526	#define KPAD_MKMROWCOL 0x6 /* Multiple Keypress in the same multiple rows and multiple columns Status */
2527
2528	/* Bit masks for KPAD_SOFTEVAL */
2529
2530	#define KPAD_SOFTEVAL_E 0x2 /* Software Programmable Force Evaluate */
2531	#define nKPAD_SOFTEVAL_E 0x0
2532
2533	/* Bit masks for SDH_COMMAND */
2534
2535	#define CMD_IDX 0x3f /* Command Index */
2536	#define CMD_RSP 0x40 /* Response */
2537	#define nCMD_RSP 0x0
2538	#define CMD_L_RSP 0x80 /* Long Response */
2539	#define nCMD_L_RSP 0x0
2540	#define CMD_INT_E 0x100 /* Command Interrupt */
2541	#define nCMD_INT_E 0x0
2542	#define CMD_PEND_E 0x200 /* Command Pending */
2543	#define nCMD_PEND_E 0x0
2544	#define CMD_E 0x400 /* Command Enable */
2545	#define nCMD_E 0x0
2546
2547	/* Bit masks for SDH_PWR_CTL */
2548
2549	#define PWR_ON 0x3 /* Power On */
2550	#if 0
2551	#define TBD 0x3c /* TBD */
2552	#endif
2553	#define SD_CMD_OD 0x40 /* Open Drain Output */
2554	#define nSD_CMD_OD 0x0
2555	#define ROD_CTL 0x80 /* Rod Control */
2556	#define nROD_CTL 0x0
2557
2558	/* Bit masks for SDH_CLK_CTL */
2559
2560	#define CLKDIV 0xff /* MC_CLK Divisor */
2561	#define CLK_E 0x100 /* MC_CLK Bus Clock Enable */
2562	#define nCLK_E 0x0
2563	#define PWR_SV_E 0x200 /* Power Save Enable */
2564	#define nPWR_SV_E 0x0
2565	#define CLKDIV_BYPASS 0x400 /* Bypass Divisor */
2566	#define nCLKDIV_BYPASS 0x0
2567	#define WIDE_BUS 0x800 /* Wide Bus Mode Enable */
2568	#define nWIDE_BUS 0x0
2569
2570	/* Bit masks for SDH_RESP_CMD */
2571
2572	#define RESP_CMD 0x3f /* Response Command */
2573
2574	/* Bit masks for SDH_DATA_CTL */
2575
2576	#define DTX_E 0x1 /* Data Transfer Enable */
2577	#define nDTX_E 0x0
2578	#define DTX_DIR 0x2 /* Data Transfer Direction */
2579	#define nDTX_DIR 0x0
2580	#define DTX_MODE 0x4 /* Data Transfer Mode */
2581	#define nDTX_MODE 0x0
2582	#define DTX_DMA_E 0x8 /* Data Transfer DMA Enable */
2583	#define nDTX_DMA_E 0x0
2584	#define DTX_BLK_LGTH 0xf0 /* Data Transfer Block Length */
2585
2586	/* Bit masks for SDH_STATUS */
2587
2588	#define CMD_CRC_FAIL 0x1 /* CMD CRC Fail */
2589	#define nCMD_CRC_FAIL 0x0
2590	#define DAT_CRC_FAIL 0x2 /* Data CRC Fail */
2591	#define nDAT_CRC_FAIL 0x0
2592	#define CMD_TIMEOUT 0x4 /* CMD Time Out */
2593	#define nCMD_TIMEOUT 0x0
2594	#define DAT_TIMEOUT 0x8 /* Data Time Out */
2595	#define nDAT_TIMEOUT 0x0
2596	#define TX_UNDERRUN 0x10 /* Transmit Underrun */
2597	#define nTX_UNDERRUN 0x0
2598	#define RX_OVERRUN 0x20 /* Receive Overrun */
2599	#define nRX_OVERRUN 0x0
2600	#define CMD_RESP_END 0x40 /* CMD Response End */
2601	#define nCMD_RESP_END 0x0
2602	#define CMD_SENT 0x80 /* CMD Sent */
2603	#define nCMD_SENT 0x0
2604	#define DAT_END 0x100 /* Data End */
2605	#define nDAT_END 0x0
2606	#define START_BIT_ERR 0x200 /* Start Bit Error */
2607	#define nSTART_BIT_ERR 0x0
2608	#define DAT_BLK_END 0x400 /* Data Block End */
2609	#define nDAT_BLK_END 0x0
2610	#define CMD_ACT 0x800 /* CMD Active */
2611	#define nCMD_ACT 0x0
2612	#define TX_ACT 0x1000 /* Transmit Active */
2613	#define nTX_ACT 0x0
2614	#define RX_ACT 0x2000 /* Receive Active */
2615	#define nRX_ACT 0x0
2616	#define TX_FIFO_STAT 0x4000 /* Transmit FIFO Status */
2617	#define nTX_FIFO_STAT 0x0
2618	#define RX_FIFO_STAT 0x8000 /* Receive FIFO Status */
2619	#define nRX_FIFO_STAT 0x0
2620	#define TX_FIFO_FULL 0x10000 /* Transmit FIFO Full */
2621	#define nTX_FIFO_FULL 0x0
2622	#define RX_FIFO_FULL 0x20000 /* Receive FIFO Full */
2623	#define nRX_FIFO_FULL 0x0
2624	#define TX_FIFO_ZERO 0x40000 /* Transmit FIFO Empty */
2625	#define nTX_FIFO_ZERO 0x0
2626	#define RX_DAT_ZERO 0x80000 /* Receive FIFO Empty */
2627	#define nRX_DAT_ZERO 0x0
2628	#define TX_DAT_RDY 0x100000 /* Transmit Data Available */
2629	#define nTX_DAT_RDY 0x0
2630	#define RX_FIFO_RDY 0x200000 /* Receive Data Available */
2631	#define nRX_FIFO_RDY 0x0
2632
2633	/* Bit masks for SDH_STATUS_CLR */
2634
2635	#define CMD_CRC_FAIL_STAT 0x1 /* CMD CRC Fail Status */
2636	#define nCMD_CRC_FAIL_STAT 0x0
2637	#define DAT_CRC_FAIL_STAT 0x2 /* Data CRC Fail Status */
2638	#define nDAT_CRC_FAIL_STAT 0x0
2639	#define CMD_TIMEOUT_STAT 0x4 /* CMD Time Out Status */
2640	#define nCMD_TIMEOUT_STAT 0x0
2641	#define DAT_TIMEOUT_STAT 0x8 /* Data Time Out status */
2642	#define nDAT_TIMEOUT_STAT 0x0
2643	#define TX_UNDERRUN_STAT 0x10 /* Transmit Underrun Status */
2644	#define nTX_UNDERRUN_STAT 0x0
2645	#define RX_OVERRUN_STAT 0x20 /* Receive Overrun Status */
2646	#define nRX_OVERRUN_STAT 0x0
2647	#define CMD_RESP_END_STAT 0x40 /* CMD Response End Status */
2648	#define nCMD_RESP_END_STAT 0x0
2649	#define CMD_SENT_STAT 0x80 /* CMD Sent Status */
2650	#define nCMD_SENT_STAT 0x0
2651	#define DAT_END_STAT 0x100 /* Data End Status */
2652	#define nDAT_END_STAT 0x0
2653	#define START_BIT_ERR_STAT 0x200 /* Start Bit Error Status */
2654	#define nSTART_BIT_ERR_STAT 0x0
2655	#define DAT_BLK_END_STAT 0x400 /* Data Block End Status */
2656	#define nDAT_BLK_END_STAT 0x0
2657
2658	/* Bit masks for SDH_MASK0 */
2659
2660	#define CMD_CRC_FAIL_MASK 0x1 /* CMD CRC Fail Mask */
2661	#define nCMD_CRC_FAIL_MASK 0x0
2662	#define DAT_CRC_FAIL_MASK 0x2 /* Data CRC Fail Mask */
2663	#define nDAT_CRC_FAIL_MASK 0x0
2664	#define CMD_TIMEOUT_MASK 0x4 /* CMD Time Out Mask */
2665	#define nCMD_TIMEOUT_MASK 0x0
2666	#define DAT_TIMEOUT_MASK 0x8 /* Data Time Out Mask */
2667	#define nDAT_TIMEOUT_MASK 0x0
2668	#define TX_UNDERRUN_MASK 0x10 /* Transmit Underrun Mask */
2669	#define nTX_UNDERRUN_MASK 0x0
2670	#define RX_OVERRUN_MASK 0x20 /* Receive Overrun Mask */
2671	#define nRX_OVERRUN_MASK 0x0
2672	#define CMD_RESP_END_MASK 0x40 /* CMD Response End Mask */
2673	#define nCMD_RESP_END_MASK 0x0
2674	#define CMD_SENT_MASK 0x80 /* CMD Sent Mask */
2675	#define nCMD_SENT_MASK 0x0
2676	#define DAT_END_MASK 0x100 /* Data End Mask */
2677	#define nDAT_END_MASK 0x0
2678	#define START_BIT_ERR_MASK 0x200 /* Start Bit Error Mask */
2679	#define nSTART_BIT_ERR_MASK 0x0
2680	#define DAT_BLK_END_MASK 0x400 /* Data Block End Mask */
2681	#define nDAT_BLK_END_MASK 0x0
2682	#define CMD_ACT_MASK 0x800 /* CMD Active Mask */
2683	#define nCMD_ACT_MASK 0x0
2684	#define TX_ACT_MASK 0x1000 /* Transmit Active Mask */
2685	#define nTX_ACT_MASK 0x0
2686	#define RX_ACT_MASK 0x2000 /* Receive Active Mask */
2687	#define nRX_ACT_MASK 0x0
2688	#define TX_FIFO_STAT_MASK 0x4000 /* Transmit FIFO Status Mask */
2689	#define nTX_FIFO_STAT_MASK 0x0
2690	#define RX_FIFO_STAT_MASK 0x8000 /* Receive FIFO Status Mask */
2691	#define nRX_FIFO_STAT_MASK 0x0
2692	#define TX_FIFO_FULL_MASK 0x10000 /* Transmit FIFO Full Mask */
2693	#define nTX_FIFO_FULL_MASK 0x0
2694	#define RX_FIFO_FULL_MASK 0x20000 /* Receive FIFO Full Mask */
2695	#define nRX_FIFO_FULL_MASK 0x0
2696	#define TX_FIFO_ZERO_MASK 0x40000 /* Transmit FIFO Empty Mask */
2697	#define nTX_FIFO_ZERO_MASK 0x0
2698	#define RX_DAT_ZERO_MASK 0x80000 /* Receive FIFO Empty Mask */
2699	#define nRX_DAT_ZERO_MASK 0x0
2700	#define TX_DAT_RDY_MASK 0x100000 /* Transmit Data Available Mask */
2701	#define nTX_DAT_RDY_MASK 0x0
2702	#define RX_FIFO_RDY_MASK 0x200000 /* Receive Data Available Mask */
2703	#define nRX_FIFO_RDY_MASK 0x0
2704
2705	/* Bit masks for SDH_FIFO_CNT */
2706
2707	#define FIFO_COUNT 0x7fff /* FIFO Count */
2708
2709	/* Bit masks for SDH_E_STATUS */
2710
2711	#define SDIO_INT_DET 0x2 /* SDIO Int Detected */
2712	#define nSDIO_INT_DET 0x0
2713	#define SD_CARD_DET 0x10 /* SD Card Detect */
2714	#define nSD_CARD_DET 0x0
2715
2716	/* Bit masks for SDH_E_MASK */
2717
2718	#define SDIO_MSK 0x2 /* Mask SDIO Int Detected */
2719	#define nSDIO_MSK 0x0
2720	#define SCD_MSK 0x40 /* Mask Card Detect */
2721	#define nSCD_MSK 0x0
2722
2723	/* Bit masks for SDH_CFG */
2724
2725	#define CLKS_EN 0x1 /* Clocks Enable */
2726	#define nCLKS_EN 0x0
2727	#define SD4E 0x4 /* SDIO 4-Bit Enable */
2728	#define nSD4E 0x0
2729	#define MWE 0x8 /* Moving Window Enable */
2730	#define nMWE 0x0
2731	#define SD_RST 0x10 /* SDMMC Reset */
2732	#define nSD_RST 0x0
2733	#define PUP_SDDAT 0x20 /* Pull-up SD_DAT */
2734	#define nPUP_SDDAT 0x0
2735	#define PUP_SDDAT3 0x40 /* Pull-up SD_DAT3 */
2736	#define nPUP_SDDAT3 0x0
2737	#define PD_SDDAT3 0x80 /* Pull-down SD_DAT3 */
2738	#define nPD_SDDAT3 0x0
2739
2740	/* Bit masks for SDH_RD_WAIT_EN */
2741
2742	#define RWR 0x1 /* Read Wait Request */
2743	#define nRWR 0x0
2744
2745	/* Bit masks for ATAPI_CONTROL */
2746
2747	#define PIO_START 0x1 /* Start PIO/Reg Op */
2748	#define nPIO_START 0x0
2749	#define MULTI_START 0x2 /* Start Multi-DMA Op */
2750	#define nMULTI_START 0x0
2751	#define ULTRA_START 0x4 /* Start Ultra-DMA Op */
2752	#define nULTRA_START 0x0
2753	#define XFER_DIR 0x8 /* Transfer Direction */
2754	#define nXFER_DIR 0x0
2755	#define IORDY_EN 0x10 /* IORDY Enable */
2756	#define nIORDY_EN 0x0
2757	#define FIFO_FLUSH 0x20 /* Flush FIFOs */
2758	#define nFIFO_FLUSH 0x0
2759	#define SOFT_RST 0x40 /* Soft Reset */
2760	#define nSOFT_RST 0x0
2761	#define DEV_RST 0x80 /* Device Reset */
2762	#define nDEV_RST 0x0
2763	#define TFRCNT_RST 0x100 /* Trans Count Reset */
2764	#define nTFRCNT_RST 0x0
2765	#define END_ON_TERM 0x200 /* End/Terminate Select */
2766	#define nEND_ON_TERM 0x0
2767	#define PIO_USE_DMA 0x400 /* PIO-DMA Enable */
2768	#define nPIO_USE_DMA 0x0
2769	#define UDMAIN_FIFO_THRS 0xf000 /* Ultra DMA-IN FIFO Threshold */
2770
2771	/* Bit masks for ATAPI_STATUS */
2772
2773	#define PIO_XFER_ON 0x1 /* PIO transfer in progress */
2774	#define nPIO_XFER_ON 0x0
2775	#define MULTI_XFER_ON 0x2 /* Multi-word DMA transfer in progress */
2776	#define nMULTI_XFER_ON 0x0
2777	#define ULTRA_XFER_ON 0x4 /* Ultra DMA transfer in progress */
2778	#define nULTRA_XFER_ON 0x0
2779	#define ULTRA_IN_FL 0xf0 /* Ultra DMA Input FIFO Level */
2780
2781	/* Bit masks for ATAPI_DEV_ADDR */
2782
2783	#define DEV_ADDR 0x1f /* Device Address */
2784
2785	/* Bit masks for ATAPI_INT_MASK */
2786
2787	#define ATAPI_DEV_INT_MASK 0x1 /* Device interrupt mask */
2788	#define nATAPI_DEV_INT_MASK 0x0
2789	#define PIO_DONE_MASK 0x2 /* PIO transfer done interrupt mask */
2790	#define nPIO_DONE_MASK 0x0
2791	#define MULTI_DONE_MASK 0x4 /* Multi-DMA transfer done interrupt mask */
2792	#define nMULTI_DONE_MASK 0x0
2793	#define UDMAIN_DONE_MASK 0x8 /* Ultra-DMA in transfer done interrupt mask */
2794	#define nUDMAIN_DONE_MASK 0x0
2795	#define UDMAOUT_DONE_MASK 0x10 /* Ultra-DMA out transfer done interrupt mask */
2796	#define nUDMAOUT_DONE_MASK 0x0
2797	#define HOST_TERM_XFER_MASK 0x20 /* Host terminate current transfer interrupt mask */
2798	#define nHOST_TERM_XFER_MASK 0x0
2799	#define MULTI_TERM_MASK 0x40 /* Device terminate Multi-DMA transfer interrupt mask */
2800	#define nMULTI_TERM_MASK 0x0
2801	#define UDMAIN_TERM_MASK 0x80 /* Device terminate Ultra-DMA-in transfer interrupt mask */
2802	#define nUDMAIN_TERM_MASK 0x0
2803	#define UDMAOUT_TERM_MASK 0x100 /* Device terminate Ultra-DMA-out transfer interrupt mask */
2804	#define nUDMAOUT_TERM_MASK 0x0
2805
2806	/* Bit masks for ATAPI_INT_STATUS */
2807
2808	#define ATAPI_DEV_INT 0x1 /* Device interrupt status */
2809	#define nATAPI_DEV_INT 0x0
2810	#define PIO_DONE_INT 0x2 /* PIO transfer done interrupt status */
2811	#define nPIO_DONE_INT 0x0
2812	#define MULTI_DONE_INT 0x4 /* Multi-DMA transfer done interrupt status */
2813	#define nMULTI_DONE_INT 0x0
2814	#define UDMAIN_DONE_INT 0x8 /* Ultra-DMA in transfer done interrupt status */
2815	#define nUDMAIN_DONE_INT 0x0
2816	#define UDMAOUT_DONE_INT 0x10 /* Ultra-DMA out transfer done interrupt status */
2817	#define nUDMAOUT_DONE_INT 0x0
2818	#define HOST_TERM_XFER_INT 0x20 /* Host terminate current transfer interrupt status */
2819	#define nHOST_TERM_XFER_INT 0x0
2820	#define MULTI_TERM_INT 0x40 /* Device terminate Multi-DMA transfer interrupt status */
2821	#define nMULTI_TERM_INT 0x0
2822	#define UDMAIN_TERM_INT 0x80 /* Device terminate Ultra-DMA-in transfer interrupt status */
2823	#define nUDMAIN_TERM_INT 0x0
2824	#define UDMAOUT_TERM_INT 0x100 /* Device terminate Ultra-DMA-out transfer interrupt status */
2825	#define nUDMAOUT_TERM_INT 0x0
2826
2827	/* Bit masks for ATAPI_LINE_STATUS */
2828
2829	#define ATAPI_INTR 0x1 /* Device interrupt to host line status */
2830	#define nATAPI_INTR 0x0
2831	#define ATAPI_DASP 0x2 /* Device dasp to host line status */
2832	#define nATAPI_DASP 0x0
2833	#define ATAPI_CS0N 0x4 /* ATAPI chip select 0 line status */
2834	#define nATAPI_CS0N 0x0
2835	#define ATAPI_CS1N 0x8 /* ATAPI chip select 1 line status */
2836	#define nATAPI_CS1N 0x0
2837	#define ATAPI_ADDR 0x70 /* ATAPI address line status */
2838	#define ATAPI_DMAREQ 0x80 /* ATAPI DMA request line status */
2839	#define nATAPI_DMAREQ 0x0
2840	#define ATAPI_DMAACKN 0x100 /* ATAPI DMA acknowledge line status */
2841	#define nATAPI_DMAACKN 0x0
2842	#define ATAPI_DIOWN 0x200 /* ATAPI write line status */
2843	#define nATAPI_DIOWN 0x0
2844	#define ATAPI_DIORN 0x400 /* ATAPI read line status */
2845	#define nATAPI_DIORN 0x0
2846	#define ATAPI_IORDY 0x800 /* ATAPI IORDY line status */
2847	#define nATAPI_IORDY 0x0
2848
2849	/* Bit masks for ATAPI_SM_STATE */
2850
2851	#define PIO_CSTATE 0xf /* PIO mode state machine current state */
2852	#define DMA_CSTATE 0xf0 /* DMA mode state machine current state */
2853	#define UDMAIN_CSTATE 0xf00 /* Ultra DMA-In mode state machine current state */
2854	#define UDMAOUT_CSTATE 0xf000 /* ATAPI IORDY line status */
2855
2856	/* Bit masks for ATAPI_TERMINATE */
2857
2858	#define ATAPI_HOST_TERM 0x1 /* Host terminationation */
2859	#define nATAPI_HOST_TERM 0x0
2860
2861	/* Bit masks for ATAPI_REG_TIM_0 */
2862
2863	#define T2_REG 0xff /* End of cycle time for register access transfers */
2864	#define TEOC_REG 0xff00 /* Selects DIOR/DIOW pulsewidth */
2865
2866	/* Bit masks for ATAPI_PIO_TIM_0 */
2867
2868	#define T1_REG 0xf /* Time from address valid to DIOR/DIOW */
2869	#define T2_REG_PIO 0xff0 /* DIOR/DIOW pulsewidth */
2870	#define T4_REG 0xf000 /* DIOW data hold */
2871
2872	/* Bit masks for ATAPI_PIO_TIM_1 */
2873
2874	#define TEOC_REG_PIO 0xff /* End of cycle time for PIO access transfers. */
2875
2876	/* Bit masks for ATAPI_MULTI_TIM_0 */
2877
2878	#define TD 0xff /* DIOR/DIOW asserted pulsewidth */
2879	#define TM 0xff00 /* Time from address valid to DIOR/DIOW */
2880
2881	/* Bit masks for ATAPI_MULTI_TIM_1 */
2882
2883	#define TKW 0xff /* Selects DIOW negated pulsewidth */
2884	#define TKR 0xff00 /* Selects DIOR negated pulsewidth */
2885
2886	/* Bit masks for ATAPI_MULTI_TIM_2 */
2887
2888	#define TH 0xff /* Selects DIOW data hold */
2889	#define TEOC 0xff00 /* Selects end of cycle for DMA */
2890
2891	/* Bit masks for ATAPI_ULTRA_TIM_0 */
2892
2893	#define TACK 0xff /* Selects setup and hold times for TACK */
2894	#define TENV 0xff00 /* Selects envelope time */
2895
2896	/* Bit masks for ATAPI_ULTRA_TIM_1 */
2897
2898	#define TDVS 0xff /* Selects data valid setup time */
2899	#define TCYC_TDVS 0xff00 /* Selects cycle time - TDVS time */
2900
2901	/* Bit masks for ATAPI_ULTRA_TIM_2 */
2902
2903	#define TSS 0xff /* Selects time from STROBE edge to negation of DMARQ or assertion of STOP */
2904	#define TMLI 0xff00 /* Selects interlock time */
2905
2906	/* Bit masks for ATAPI_ULTRA_TIM_3 */
2907
2908	#define TZAH 0xff /* Selects minimum delay required for output */
2909	#define READY_PAUSE 0xff00 /* Selects ready to pause */
2910
2911	/* Bit masks for TIMER_ENABLE1 */
2912
2913	#define TIMEN8 0x1 /* Timer 8 Enable */
2914	#define nTIMEN8 0x0
2915	#define TIMEN9 0x2 /* Timer 9 Enable */
2916	#define nTIMEN9 0x0
2917	#define TIMEN10 0x4 /* Timer 10 Enable */
2918	#define nTIMEN10 0x0
2919
2920	/* Bit masks for TIMER_DISABLE1 */
2921
2922	#define TIMDIS8 0x1 /* Timer 8 Disable */
2923	#define nTIMDIS8 0x0
2924	#define TIMDIS9 0x2 /* Timer 9 Disable */
2925	#define nTIMDIS9 0x0
2926	#define TIMDIS10 0x4 /* Timer 10 Disable */
2927	#define nTIMDIS10 0x0
2928
2929	/* Bit masks for TIMER_STATUS1 */
2930
2931	#define TIMIL8 0x1 /* Timer 8 Interrupt */
2932	#define nTIMIL8 0x0
2933	#define TIMIL9 0x2 /* Timer 9 Interrupt */
2934	#define nTIMIL9 0x0
2935	#define TIMIL10 0x4 /* Timer 10 Interrupt */
2936	#define nTIMIL10 0x0
2937	#define TOVF_ERR8 0x10 /* Timer 8 Counter Overflow */
2938	#define nTOVF_ERR8 0x0
2939	#define TOVF_ERR9 0x20 /* Timer 9 Counter Overflow */
2940	#define nTOVF_ERR9 0x0
2941	#define TOVF_ERR10 0x40 /* Timer 10 Counter Overflow */
2942	#define nTOVF_ERR10 0x0
2943	#define TRUN8 0x1000 /* Timer 8 Slave Enable Status */
2944	#define nTRUN8 0x0
2945	#define TRUN9 0x2000 /* Timer 9 Slave Enable Status */
2946	#define nTRUN9 0x0
2947	#define TRUN10 0x4000 /* Timer 10 Slave Enable Status */
2948	#define nTRUN10 0x0
2949
2950	/* Bit masks for EPPI0 are obtained from common base header for EPPIx (EPPI1 and EPPI2) */
2951
2952	/* Bit masks for USB_FADDR */
2953
2954	#define FUNCTION_ADDRESS 0x7f /* Function address */
2955
2956	/* Bit masks for USB_POWER */
2957
2958	#define ENABLE_SUSPENDM 0x1 /* enable SuspendM output */
2959	#define nENABLE_SUSPENDM 0x0
2960	#define SUSPEND_MODE 0x2 /* Suspend Mode indicator */
2961	#define nSUSPEND_MODE 0x0
2962	#define RESUME_MODE 0x4 /* DMA Mode */
2963	#define nRESUME_MODE 0x0
2964	#define RESET 0x8 /* Reset indicator */
2965	#define nRESET 0x0
2966	#define HS_MODE 0x10 /* High Speed mode indicator */
2967	#define nHS_MODE 0x0
2968	#define HS_ENABLE 0x20 /* high Speed Enable */
2969	#define nHS_ENABLE 0x0
2970	#define SOFT_CONN 0x40 /* Soft connect */
2971	#define nSOFT_CONN 0x0
2972	#define ISO_UPDATE 0x80 /* Isochronous update */
2973	#define nISO_UPDATE 0x0
2974
2975	/* Bit masks for USB_INTRTX */
2976
2977	#define EP0_TX 0x1 /* Tx Endpoint 0 interrupt */
2978	#define nEP0_TX 0x0
2979	#define EP1_TX 0x2 /* Tx Endpoint 1 interrupt */
2980	#define nEP1_TX 0x0
2981	#define EP2_TX 0x4 /* Tx Endpoint 2 interrupt */
2982	#define nEP2_TX 0x0
2983	#define EP3_TX 0x8 /* Tx Endpoint 3 interrupt */
2984	#define nEP3_TX 0x0
2985	#define EP4_TX 0x10 /* Tx Endpoint 4 interrupt */
2986	#define nEP4_TX 0x0
2987	#define EP5_TX 0x20 /* Tx Endpoint 5 interrupt */
2988	#define nEP5_TX 0x0
2989	#define EP6_TX 0x40 /* Tx Endpoint 6 interrupt */
2990	#define nEP6_TX 0x0
2991	#define EP7_TX 0x80 /* Tx Endpoint 7 interrupt */
2992	#define nEP7_TX 0x0
2993
2994	/* Bit masks for USB_INTRRX */
2995
2996	#define EP1_RX 0x2 /* Rx Endpoint 1 interrupt */
2997	#define nEP1_RX 0x0
2998	#define EP2_RX 0x4 /* Rx Endpoint 2 interrupt */
2999	#define nEP2_RX 0x0
3000	#define EP3_RX 0x8 /* Rx Endpoint 3 interrupt */
3001	#define nEP3_RX 0x0
3002	#define EP4_RX 0x10 /* Rx Endpoint 4 interrupt */
3003	#define nEP4_RX 0x0
3004	#define EP5_RX 0x20 /* Rx Endpoint 5 interrupt */
3005	#define nEP5_RX 0x0
3006	#define EP6_RX 0x40 /* Rx Endpoint 6 interrupt */
3007	#define nEP6_RX 0x0
3008	#define EP7_RX 0x80 /* Rx Endpoint 7 interrupt */
3009	#define nEP7_RX 0x0
3010
3011	/* Bit masks for USB_INTRTXE */
3012
3013	#define EP0_TX_E 0x1 /* Endpoint 0 interrupt Enable */
3014	#define nEP0_TX_E 0x0
3015	#define EP1_TX_E 0x2 /* Tx Endpoint 1 interrupt Enable */
3016	#define nEP1_TX_E 0x0
3017	#define EP2_TX_E 0x4 /* Tx Endpoint 2 interrupt Enable */
3018	#define nEP2_TX_E 0x0
3019	#define EP3_TX_E 0x8 /* Tx Endpoint 3 interrupt Enable */
3020	#define nEP3_TX_E 0x0
3021	#define EP4_TX_E 0x10 /* Tx Endpoint 4 interrupt Enable */
3022	#define nEP4_TX_E 0x0
3023	#define EP5_TX_E 0x20 /* Tx Endpoint 5 interrupt Enable */
3024	#define nEP5_TX_E 0x0
3025	#define EP6_TX_E 0x40 /* Tx Endpoint 6 interrupt Enable */
3026	#define nEP6_TX_E 0x0
3027	#define EP7_TX_E 0x80 /* Tx Endpoint 7 interrupt Enable */
3028	#define nEP7_TX_E 0x0
3029
3030	/* Bit masks for USB_INTRRXE */
3031
3032	#define EP1_RX_E 0x2 /* Rx Endpoint 1 interrupt Enable */
3033	#define nEP1_RX_E 0x0
3034	#define EP2_RX_E 0x4 /* Rx Endpoint 2 interrupt Enable */
3035	#define nEP2_RX_E 0x0
3036	#define EP3_RX_E 0x8 /* Rx Endpoint 3 interrupt Enable */
3037	#define nEP3_RX_E 0x0
3038	#define EP4_RX_E 0x10 /* Rx Endpoint 4 interrupt Enable */
3039	#define nEP4_RX_E 0x0
3040	#define EP5_RX_E 0x20 /* Rx Endpoint 5 interrupt Enable */
3041	#define nEP5_RX_E 0x0
3042	#define EP6_RX_E 0x40 /* Rx Endpoint 6 interrupt Enable */
3043	#define nEP6_RX_E 0x0
3044	#define EP7_RX_E 0x80 /* Rx Endpoint 7 interrupt Enable */
3045	#define nEP7_RX_E 0x0
3046
3047	/* Bit masks for USB_INTRUSB */
3048
3049	#define SUSPEND_B 0x1 /* Suspend indicator */
3050	#define nSUSPEND_B 0x0
3051	#define RESUME_B 0x2 /* Resume indicator */
3052	#define nRESUME_B 0x0
3053	#define RESET_OR_BABLE_B 0x4 /* Reset/babble indicator */
3054	#define nRESET_OR_BABLE_B 0x0
3055	#define SOF_B 0x8 /* Start of frame */
3056	#define nSOF_B 0x0
3057	#define CONN_B 0x10 /* Connection indicator */
3058	#define nCONN_B 0x0
3059	#define DISCON_B 0x20 /* Disconnect indicator */
3060	#define nDISCON_B 0x0
3061	#define SESSION_REQ_B 0x40 /* Session Request */
3062	#define nSESSION_REQ_B 0x0
3063	#define VBUS_ERROR_B 0x80 /* Vbus threshold indicator */
3064	#define nVBUS_ERROR_B 0x0
3065
3066	/* Bit masks for USB_INTRUSBE */
3067
3068	#define SUSPEND_BE 0x1 /* Suspend indicator int enable */
3069	#define nSUSPEND_BE 0x0
3070	#define RESUME_BE 0x2 /* Resume indicator int enable */
3071	#define nRESUME_BE 0x0
3072	#define RESET_OR_BABLE_BE 0x4 /* Reset/babble indicator int enable */
3073	#define nRESET_OR_BABLE_BE 0x0
3074	#define SOF_BE 0x8 /* Start of frame int enable */
3075	#define nSOF_BE 0x0
3076	#define CONN_BE 0x10 /* Connection indicator int enable */
3077	#define nCONN_BE 0x0
3078	#define DISCON_BE 0x20 /* Disconnect indicator int enable */
3079	#define nDISCON_BE 0x0
3080	#define SESSION_REQ_BE 0x40 /* Session Request int enable */
3081	#define nSESSION_REQ_BE 0x0
3082	#define VBUS_ERROR_BE 0x80 /* Vbus threshold indicator int enable */
3083	#define nVBUS_ERROR_BE 0x0
3084
3085	/* Bit masks for USB_FRAME */
3086
3087	#define FRAME_NUMBER 0x7ff /* Frame number */
3088
3089	/* Bit masks for USB_INDEX */
3090
3091	#define SELECTED_ENDPOINT 0xf /* selected endpoint */
3092
3093	/* Bit masks for USB_GLOBAL_CTL */
3094
3095	#define GLOBAL_ENA 0x1 /* enables USB module */
3096	#define nGLOBAL_ENA 0x0
3097	#define EP1_TX_ENA 0x2 /* Transmit endpoint 1 enable */
3098	#define nEP1_TX_ENA 0x0
3099	#define EP2_TX_ENA 0x4 /* Transmit endpoint 2 enable */
3100	#define nEP2_TX_ENA 0x0
3101	#define EP3_TX_ENA 0x8 /* Transmit endpoint 3 enable */
3102	#define nEP3_TX_ENA 0x0
3103	#define EP4_TX_ENA 0x10 /* Transmit endpoint 4 enable */
3104	#define nEP4_TX_ENA 0x0
3105	#define EP5_TX_ENA 0x20 /* Transmit endpoint 5 enable */
3106	#define nEP5_TX_ENA 0x0
3107	#define EP6_TX_ENA 0x40 /* Transmit endpoint 6 enable */
3108	#define nEP6_TX_ENA 0x0
3109	#define EP7_TX_ENA 0x80 /* Transmit endpoint 7 enable */
3110	#define nEP7_TX_ENA 0x0
3111	#define EP1_RX_ENA 0x100 /* Receive endpoint 1 enable */
3112	#define nEP1_RX_ENA 0x0
3113	#define EP2_RX_ENA 0x200 /* Receive endpoint 2 enable */
3114	#define nEP2_RX_ENA 0x0
3115	#define EP3_RX_ENA 0x400 /* Receive endpoint 3 enable */
3116	#define nEP3_RX_ENA 0x0
3117	#define EP4_RX_ENA 0x800 /* Receive endpoint 4 enable */
3118	#define nEP4_RX_ENA 0x0
3119	#define EP5_RX_ENA 0x1000 /* Receive endpoint 5 enable */
3120	#define nEP5_RX_ENA 0x0
3121	#define EP6_RX_ENA 0x2000 /* Receive endpoint 6 enable */
3122	#define nEP6_RX_ENA 0x0
3123	#define EP7_RX_ENA 0x4000 /* Receive endpoint 7 enable */
3124	#define nEP7_RX_ENA 0x0
3125
3126	/* Bit masks for USB_OTG_DEV_CTL */
3127
3128	#define SESSION 0x1 /* session indicator */
3129	#define nSESSION 0x0
3130	#define HOST_REQ 0x2 /* Host negotiation request */
3131	#define nHOST_REQ 0x0
3132	#define HOST_MODE 0x4 /* indicates USBDRC is a host */
3133	#define nHOST_MODE 0x0
3134	#define VBUS0 0x8 /* Vbus level indicator[0] */
3135	#define nVBUS0 0x0
3136	#define VBUS1 0x10 /* Vbus level indicator[1] */
3137	#define nVBUS1 0x0
3138	#define LSDEV 0x20 /* Low-speed indicator */
3139	#define nLSDEV 0x0
3140	#define FSDEV 0x40 /* Full or High-speed indicator */
3141	#define nFSDEV 0x0
3142	#define B_DEVICE 0x80 /* A' or 'B' device indicator */
3143	#define nB_DEVICE 0x0
3144
3145	/* Bit masks for USB_OTG_VBUS_IRQ */
3146
3147	#define DRIVE_VBUS_ON 0x1 /* indicator to drive VBUS control circuit */
3148	#define nDRIVE_VBUS_ON 0x0
3149	#define DRIVE_VBUS_OFF 0x2 /* indicator to shut off charge pump */
3150	#define nDRIVE_VBUS_OFF 0x0
3151	#define CHRG_VBUS_START 0x4 /* indicator for external circuit to start charging VBUS */
3152	#define nCHRG_VBUS_START 0x0
3153	#define CHRG_VBUS_END 0x8 /* indicator for external circuit to end charging VBUS */
3154	#define nCHRG_VBUS_END 0x0
3155	#define DISCHRG_VBUS_START 0x10 /* indicator to start discharging VBUS */
3156	#define nDISCHRG_VBUS_START 0x0
3157	#define DISCHRG_VBUS_END 0x20 /* indicator to stop discharging VBUS */
3158	#define nDISCHRG_VBUS_END 0x0
3159
3160	/* Bit masks for USB_OTG_VBUS_MASK */
3161
3162	#define DRIVE_VBUS_ON_ENA 0x1 /* enable DRIVE_VBUS_ON interrupt */
3163	#define nDRIVE_VBUS_ON_ENA 0x0
3164	#define DRIVE_VBUS_OFF_ENA 0x2 /* enable DRIVE_VBUS_OFF interrupt */
3165	#define nDRIVE_VBUS_OFF_ENA 0x0
3166	#define CHRG_VBUS_START_ENA 0x4 /* enable CHRG_VBUS_START interrupt */
3167	#define nCHRG_VBUS_START_ENA 0x0
3168	#define CHRG_VBUS_END_ENA 0x8 /* enable CHRG_VBUS_END interrupt */
3169	#define nCHRG_VBUS_END_ENA 0x0
3170	#define DISCHRG_VBUS_START_ENA 0x10 /* enable DISCHRG_VBUS_START interrupt */
3171	#define nDISCHRG_VBUS_START_ENA 0x0
3172	#define DISCHRG_VBUS_END_ENA 0x20 /* enable DISCHRG_VBUS_END interrupt */
3173	#define nDISCHRG_VBUS_END_ENA 0x0
3174
3175	/* Bit masks for USB_CSR0 */
3176
3177	#define RXPKTRDY 0x1 /* data packet receive indicator */
3178	#define nRXPKTRDY 0x0
3179	#define TXPKTRDY 0x2 /* data packet in FIFO indicator */
3180	#define nTXPKTRDY 0x0
3181	#define STALL_SENT 0x4 /* STALL handshake sent */
3182	#define nSTALL_SENT 0x0
3183	#define DATAEND 0x8 /* Data end indicator */
3184	#define nDATAEND 0x0
3185	#define SETUPEND 0x10 /* Setup end */
3186	#define nSETUPEND 0x0
3187	#define SENDSTALL 0x20 /* Send STALL handshake */
3188	#define nSENDSTALL 0x0
3189	#define SERVICED_RXPKTRDY 0x40 /* used to clear the RxPktRdy bit */
3190	#define nSERVICED_RXPKTRDY 0x0
3191	#define SERVICED_SETUPEND 0x80 /* used to clear the SetupEnd bit */
3192	#define nSERVICED_SETUPEND 0x0
3193	#define FLUSHFIFO 0x100 /* flush endpoint FIFO */
3194	#define nFLUSHFIFO 0x0
3195	#define STALL_RECEIVED_H 0x4 /* STALL handshake received host mode */
3196	#define nSTALL_RECEIVED_H 0x0
3197	#define SETUPPKT_H 0x8 /* send Setup token host mode */
3198	#define nSETUPPKT_H 0x0
3199	#define ERROR_H 0x10 /* timeout error indicator host mode */
3200	#define nERROR_H 0x0
3201	#define REQPKT_H 0x20 /* Request an IN transaction host mode */
3202	#define nREQPKT_H 0x0
3203	#define STATUSPKT_H 0x40 /* Status stage transaction host mode */
3204	#define nSTATUSPKT_H 0x0
3205	#define NAK_TIMEOUT_H 0x80 /* EP0 halted after a NAK host mode */
3206	#define nNAK_TIMEOUT_H 0x0
3207
3208	/* Bit masks for USB_COUNT0 */
3209
3210	#define EP0_RX_COUNT 0x7f /* number of received bytes in EP0 FIFO */
3211
3212	/* Bit masks for USB_NAKLIMIT0 */
3213
3214	#define EP0_NAK_LIMIT 0x1f /* number of frames/micro frames after which EP0 timeouts */
3215
3216	/* Bit masks for USB_TX_MAX_PACKET */
3217
3218	#define MAX_PACKET_SIZE_T 0x7ff /* maximum data pay load in a frame */
3219
3220	/* Bit masks for USB_RX_MAX_PACKET */
3221
3222	#define MAX_PACKET_SIZE_R 0x7ff /* maximum data pay load in a frame */
3223
3224	/* Bit masks for USB_TXCSR */
3225
3226	#define TXPKTRDY_T 0x1 /* data packet in FIFO indicator */
3227	#define nTXPKTRDY_T 0x0
3228	#define FIFO_NOT_EMPTY_T 0x2 /* FIFO not empty */
3229	#define nFIFO_NOT_EMPTY_T 0x0
3230	#define UNDERRUN_T 0x4 /* TxPktRdy not set for an IN token */
3231	#define nUNDERRUN_T 0x0
3232	#define FLUSHFIFO_T 0x8 /* flush endpoint FIFO */
3233	#define nFLUSHFIFO_T 0x0
3234	#define STALL_SEND_T 0x10 /* issue a Stall handshake */
3235	#define nSTALL_SEND_T 0x0
3236	#define STALL_SENT_T 0x20 /* Stall handshake transmitted */
3237	#define nSTALL_SENT_T 0x0
3238	#define CLEAR_DATATOGGLE_T 0x40 /* clear endpoint data toggle */
3239	#define nCLEAR_DATATOGGLE_T 0x0
3240	#define INCOMPTX_T 0x80 /* indicates that a large packet is split */
3241	#define nINCOMPTX_T 0x0
3242	#define DMAREQMODE_T 0x400 /* DMA mode (0 or 1) selection */
3243	#define nDMAREQMODE_T 0x0
3244	#define FORCE_DATATOGGLE_T 0x800 /* Force data toggle */
3245	#define nFORCE_DATATOGGLE_T 0x0
3246	#define DMAREQ_ENA_T 0x1000 /* Enable DMA request for Tx EP */
3247	#define nDMAREQ_ENA_T 0x0
3248	#define ISO_T 0x4000 /* enable Isochronous transfers */
3249	#define nISO_T 0x0
3250	#define AUTOSET_T 0x8000 /* allows TxPktRdy to be set automatically */
3251	#define nAUTOSET_T 0x0
3252	#define ERROR_TH 0x4 /* error condition host mode */
3253	#define nERROR_TH 0x0
3254	#define STALL_RECEIVED_TH 0x20 /* Stall handshake received host mode */
3255	#define nSTALL_RECEIVED_TH 0x0
3256	#define NAK_TIMEOUT_TH 0x80 /* NAK timeout host mode */
3257	#define nNAK_TIMEOUT_TH 0x0
3258
3259	/* Bit masks for USB_TXCOUNT */
3260
3261	#define TX_COUNT 0x1fff /* Number of bytes to be written to the selected endpoint Tx FIFO */
3262
3263	/* Bit masks for USB_RXCSR */
3264
3265	#define RXPKTRDY_R 0x1 /* data packet in FIFO indicator */
3266	#define nRXPKTRDY_R 0x0
3267	#define FIFO_FULL_R 0x2 /* FIFO not empty */
3268	#define nFIFO_FULL_R 0x0
3269	#define OVERRUN_R 0x4 /* TxPktRdy not set for an IN token */
3270	#define nOVERRUN_R 0x0
3271	#define DATAERROR_R 0x8 /* Out packet cannot be loaded into Rx FIFO */
3272	#define nDATAERROR_R 0x0
3273	#define FLUSHFIFO_R 0x10 /* flush endpoint FIFO */
3274	#define nFLUSHFIFO_R 0x0
3275	#define STALL_SEND_R 0x20 /* issue a Stall handshake */
3276	#define nSTALL_SEND_R 0x0
3277	#define STALL_SENT_R 0x40 /* Stall handshake transmitted */
3278	#define nSTALL_SENT_R 0x0
3279	#define CLEAR_DATATOGGLE_R 0x80 /* clear endpoint data toggle */
3280	#define nCLEAR_DATATOGGLE_R 0x0
3281	#define INCOMPRX_R 0x100 /* indicates that a large packet is split */
3282	#define nINCOMPRX_R 0x0
3283	#define DMAREQMODE_R 0x800 /* DMA mode (0 or 1) selection */
3284	#define nDMAREQMODE_R 0x0
3285	#define DISNYET_R 0x1000 /* disable Nyet handshakes */
3286	#define nDISNYET_R 0x0
3287	#define DMAREQ_ENA_R 0x2000 /* Enable DMA request for Tx EP */
3288	#define nDMAREQ_ENA_R 0x0
3289	#define ISO_R 0x4000 /* enable Isochronous transfers */
3290	#define nISO_R 0x0
3291	#define AUTOCLEAR_R 0x8000 /* allows TxPktRdy to be set automatically */
3292	#define nAUTOCLEAR_R 0x0
3293	#define ERROR_RH 0x4 /* TxPktRdy not set for an IN token host mode */
3294	#define nERROR_RH 0x0
3295	#define REQPKT_RH 0x20 /* request an IN transaction host mode */
3296	#define nREQPKT_RH 0x0
3297	#define STALL_RECEIVED_RH 0x40 /* Stall handshake received host mode */
3298	#define nSTALL_RECEIVED_RH 0x0
3299	#define INCOMPRX_RH 0x100 /* indicates that a large packet is split host mode */
3300	#define nINCOMPRX_RH 0x0
3301	#define DMAREQMODE_RH 0x800 /* DMA mode (0 or 1) selection host mode */
3302	#define nDMAREQMODE_RH 0x0
3303	#define AUTOREQ_RH 0x4000 /* sets ReqPkt automatically host mode */
3304	#define nAUTOREQ_RH 0x0
3305
3306	/* Bit masks for USB_RXCOUNT */
3307
3308	#define RX_COUNT 0x1fff /* Number of received bytes in the packet in the Rx FIFO */
3309
3310	/* Bit masks for USB_TXTYPE */
3311
3312	#define TARGET_EP_NO_T 0xf /* EP number */
3313	#define PROTOCOL_T 0xc /* transfer type */
3314
3315	/* Bit masks for USB_TXINTERVAL */
3316
3317	#define TX_POLL_INTERVAL 0xff /* polling interval for selected Tx EP */
3318
3319	/* Bit masks for USB_RXTYPE */
3320
3321	#define TARGET_EP_NO_R 0xf /* EP number */
3322	#define PROTOCOL_R 0xc /* transfer type */
3323
3324	/* Bit masks for USB_RXINTERVAL */
3325
3326	#define RX_POLL_INTERVAL 0xff /* polling interval for selected Rx EP */
3327
3328	/* Bit masks for USB_DMA_INTERRUPT */
3329
3330	#define DMA0_INT 0x1 /* DMA0 pending interrupt */
3331	#define nDMA0_INT 0x0
3332	#define DMA1_INT 0x2 /* DMA1 pending interrupt */
3333	#define nDMA1_INT 0x0
3334	#define DMA2_INT 0x4 /* DMA2 pending interrupt */
3335	#define nDMA2_INT 0x0
3336	#define DMA3_INT 0x8 /* DMA3 pending interrupt */
3337	#define nDMA3_INT 0x0
3338	#define DMA4_INT 0x10 /* DMA4 pending interrupt */
3339	#define nDMA4_INT 0x0
3340	#define DMA5_INT 0x20 /* DMA5 pending interrupt */
3341	#define nDMA5_INT 0x0
3342	#define DMA6_INT 0x40 /* DMA6 pending interrupt */
3343	#define nDMA6_INT 0x0
3344	#define DMA7_INT 0x80 /* DMA7 pending interrupt */
3345	#define nDMA7_INT 0x0
3346
3347	/* Bit masks for USB_DMAxCONTROL */
3348
3349	#define DMA_ENA 0x1 /* DMA enable */
3350	#define nDMA_ENA 0x0
3351	#define DIRECTION 0x2 /* direction of DMA transfer */
3352	#define nDIRECTION 0x0
3353	#define MODE 0x4 /* DMA Bus error */
3354	#define nMODE 0x0
3355	#define INT_ENA 0x8 /* Interrupt enable */
3356	#define nINT_ENA 0x0
3357	#define EPNUM 0xf0 /* EP number */
3358	#define BUSERROR 0x100 /* DMA Bus error */
3359	#define nBUSERROR 0x0
3360
3361	/* Bit masks for USB_DMAxADDRHIGH */
3362
3363	#define DMA_ADDR_HIGH 0xffff /* Upper 16-bits of memory source/destination address for the DMA master channel */
3364
3365	/* Bit masks for USB_DMAxADDRLOW */
3366
3367	#define DMA_ADDR_LOW 0xffff /* Lower 16-bits of memory source/destination address for the DMA master channel */
3368
3369	/* Bit masks for USB_DMAxCOUNTHIGH */
3370
3371	#define DMA_COUNT_HIGH 0xffff /* Upper 16-bits of byte count of DMA transfer for DMA master channel */
3372
3373	/* Bit masks for USB_DMAxCOUNTLOW */
3374
3375	#define DMA_COUNT_LOW 0xffff /* Lower 16-bits of byte count of DMA transfer for DMA master channel */
3376
3377	/* ******************************************* */
3378	/* MULTI BIT MACRO ENUMERATIONS */
3379	/* ******************************************* */
3380
3381	/* ************************ */
3382	/* MXVR Address Offsets */
3383	/* ************************ */
3384
3385	/* Control Message Receive Buffer (CMRB) Address Offsets */
3386
3387	#define CMRB_STRIDE 0x00000016lu
3388
3389	#define CMRB_DST_OFFSET 0x00000000lu
3390	#define CMRB_SRC_OFFSET 0x00000002lu
3391	#define CMRB_DATA_OFFSET 0x00000005lu
3392
3393	/* Control Message Transmit Buffer (CMTB) Address Offsets */
3394
3395	#define CMTB_PRIO_OFFSET 0x00000000lu
3396	#define CMTB_DST_OFFSET 0x00000002lu
3397	#define CMTB_SRC_OFFSET 0x00000004lu
3398	#define CMTB_TYPE_OFFSET 0x00000006lu
3399	#define CMTB_DATA_OFFSET 0x00000007lu
3400
3401	#define CMTB_ANSWER_OFFSET 0x0000000Alu
3402
3403	#define CMTB_STAT_N_OFFSET 0x00000018lu
3404	#define CMTB_STAT_A_OFFSET 0x00000016lu
3405	#define CMTB_STAT_D_OFFSET 0x0000000Elu
3406	#define CMTB_STAT_R_OFFSET 0x00000014lu
3407	#define CMTB_STAT_W_OFFSET 0x00000014lu
3408	#define CMTB_STAT_G_OFFSET 0x00000014lu
3409
3410	/* Asynchronous Packet Receive Buffer (APRB) Address Offsets */
3411
3412	#define APRB_STRIDE 0x00000400lu
3413
3414	#define APRB_DST_OFFSET 0x00000000lu
3415	#define APRB_LEN_OFFSET 0x00000002lu
3416	#define APRB_SRC_OFFSET 0x00000004lu
3417	#define APRB_DATA_OFFSET 0x00000006lu
3418
3419	/* Asynchronous Packet Transmit Buffer (APTB) Address Offsets */
3420
3421	#define APTB_PRIO_OFFSET 0x00000000lu
3422	#define APTB_DST_OFFSET 0x00000002lu
3423	#define APTB_LEN_OFFSET 0x00000004lu
3424	#define APTB_SRC_OFFSET 0x00000006lu
3425	#define APTB_DATA_OFFSET 0x00000008lu
3426
3427	/* Remote Read Buffer (RRDB) Address Offsets */
3428
3429	#define RRDB_WADDR_OFFSET 0x00000100lu
3430	#define RRDB_WLEN_OFFSET 0x00000101lu
3431
3432	/* **************** */
3433	/* MXVR Macros */
3434	/* **************** */
3435
3436	/* MXVR_CONFIG Macros */
3437
3438	#ifdef _MISRA_RULES
3439	#define SET_MSB(x) ( ( (x) & 0xFu ) << 9)
3440	#else
3441	#define SET_MSB(x) ( ( (x) & 0xF ) << 9)
3442	#endif /* _MISRA_RULES */
3443
3444	/* MXVR_INT_STAT_1 Macros */
3445
3446	#define DONEX(x) (0x00000002 << (4 * (x)))
3447	#define HDONEX(x) (0x00000001 << (4 * (x)))
3448
3449	/* MXVR_INT_EN_1 Macros */
3450
3451	#define DONEENX(x) (0x00000002 << (4 * (x)))
3452	#define HDONEENX(x) (0x00000001 << (4 * (x)))
3453
3454	/* MXVR_CDRPLL_CTL Macros */
3455
3456	#ifdef _MISRA_RULES
3457	#define SET_CDRSHPSEL(x) ( ( (x) & 0x3Fu ) << 16)
3458	#else
3459	#define SET_CDRSHPSEL(x) ( ( (x) & 0x3F ) << 16)
3460	#endif /* _MISRA_RULES */
3461
3462	/* MXVR_FMPLL_CTL Macros */
3463
3464	#ifdef _MISRA_RULES
3465	#define SET_CDRCPSEL(x) ( ( (x) & 0xFFu ) << 24)
3466	#define SET_FMCPSEL(x) ( ( (x) & 0xFFu ) << 24)
3467	#else
3468	#define SET_CDRCPSEL(x) ( ( (x) & 0xFF ) << 24)
3469	#define SET_FMCPSEL(x) ( ( (x) & 0xFF ) << 24)
3470	#endif /* _MISRA_RULES */
3471
3472	#ifdef _MISRA_RULES
3473	#pragma diag(pop)
3474	#endif /* _MISRA_RULES */
3475
3476	#endif /* _DEF_BF549_H */

Note: See TracBrowser for help on using the repository browser.

Context Navigation

source: trunk/libs/newlib/src/libgloss/bfin/include/defBF549.h @ 444

Download in other formats: