Ignore:
Timestamp:
Jul 10, 2017, 10:14:27 AM (5 years ago)
Author:
max@…
Message:

identify the cpu features

File:
1 edited

Legend:

Unmodified
Added
Removed
  • trunk/hal/x86_64/core/hal_register.h

    r145 r166  
    8787#define         APICBASE_PHYSADDR       0xfffff000      /* physical address */
    8888
     89/*
     90 * CPUID
     91 */
     92/* Fn00000001 %edx features */
     93#define CPUID_FPU       0x00000001      /* processor has an FPU? */
     94#define CPUID_VME       0x00000002      /* has virtual mode (%cr4's VME/PVI) */
     95#define CPUID_DE        0x00000004      /* has debugging extension */
     96#define CPUID_PSE       0x00000008      /* has 4MB page size extension */
     97#define CPUID_TSC       0x00000010      /* has time stamp counter */
     98#define CPUID_MSR       0x00000020      /* has mode specific registers */
     99#define CPUID_PAE       0x00000040      /* has phys address extension */
     100#define CPUID_MCE       0x00000080      /* has machine check exception */
     101#define CPUID_CX8       0x00000100      /* has CMPXCHG8B instruction */
     102#define CPUID_APIC      0x00000200      /* has enabled APIC */
     103#define CPUID_B10       0x00000400      /* reserved, MTRR */
     104#define CPUID_SEP       0x00000800      /* has SYSENTER/SYSEXIT extension */
     105#define CPUID_MTRR      0x00001000      /* has memory type range register */
     106#define CPUID_PGE       0x00002000      /* has page global extension */
     107#define CPUID_MCA       0x00004000      /* has machine check architecture */
     108#define CPUID_CMOV      0x00008000      /* has CMOVcc instruction */
     109#define CPUID_PAT       0x00010000      /* Page Attribute Table */
     110#define CPUID_PSE36     0x00020000      /* 36-bit PSE */
     111#define CPUID_PN        0x00040000      /* processor serial number */
     112#define CPUID_CFLUSH    0x00080000      /* CLFLUSH insn supported */
     113#define CPUID_B20       0x00100000      /* reserved */
     114#define CPUID_DS        0x00200000      /* Debug Store */
     115#define CPUID_ACPI      0x00400000      /* ACPI performance modulation regs */
     116#define CPUID_MMX       0x00800000      /* MMX supported */
     117#define CPUID_FXSR      0x01000000      /* fast FP/MMX save/restore */
     118#define CPUID_SSE       0x02000000      /* streaming SIMD extensions */
     119#define CPUID_SSE2      0x04000000      /* streaming SIMD extensions #2 */
     120#define CPUID_SS        0x08000000      /* self-snoop */
     121#define CPUID_HTT       0x10000000      /* Hyper-Threading Technology */
     122#define CPUID_TM        0x20000000      /* thermal monitor (TCC) */
     123#define CPUID_IA64      0x40000000      /* IA-64 architecture */
     124#define CPUID_SBF       0x80000000      /* signal break on FERR */
     125
Note: See TracChangeset for help on using the changeset viewer.