


ArchitectureInterneAM2901

Université PierreetMarieCurie
MasterACSI
OutilspourlaConceptionVLSI

AM2900

- AdvancedMicroDevices, 1975
- Famille decircuitspourprocesseurs entranche
 - AM2901:ALU+décalage
 - +AM2910:micro-séquenceur
 - + plusieursdizainesd'autres


Processeur




- 1 Microinstruction currently being executed
- 2 Sequencer control lines select source of next microinstruction address
- 3 Next microinstruction address
- 4 Next microinstruction
- 5 Status bits from current microinstruction
- 6 Status bits from last microinstruction

Vued'ensembleAM2901


- ALU4bits:ArithmeticalandLogicalUnit
- 16registresgénéraux4bits
- 1accumulateur4bits
- 8opérations+4décalagesdebits
- 40broches




Architecture interne



Architectureinterne




ALU




- Boîte à opérations
en fonction de l'instruction **i[5:3]**
+- OR AND XOR NXOR
- **cin** et **cout** pour mettre en cascade les ALU
- les drapeaux donnent des informations sur le résultat
zero, signe, ovr, np, ng

ALU:instructions



instruction	Effet
0	$r + s$
1	$s - r$
2	$r - s$
3	$r \text{ OR } s$
4	$r \text{ AND } s$
5	$\overline{r} \text{ AND } s$
6	$r \text{ XOR } s$
7	$r \text{ NXOR } s$

ALU:flags






flags
zero, signe
ovr, np, ng

$$\text{cout} = \text{ng} + \text{np} \cdot \overline{\text{cin}}$$



flags	définition
signe	bit de poids fort de F : F[3]
zero	à 1 si F==0
overflow ovr	dépassement de capacité en cpl. à 2 i.e. le résultat a le bon signe.
propagation np	à 0 si les données r et s permettent la propagation d'une éventuelle retenue. si np==0 alors si cin==1 alors cout=1
génération ng	à 0 si les données r et s génèrent une retenue en sortie quel que soit la retenue en entrée. si ng==0 alors cout=1

ALU: addition bit à bit




Additionneur
3 nombres de 1 bit

ALU: addition bit à bit





cin	r[0]	s[0]	c[0]	F[0]
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1




Additionneur
3 nombres de 1 bit

ALU: addition bit à bit





$$\begin{aligned}
 F[0] &= cin \oplus r[0] \oplus s[0] \\
 c[0] &= cin \cdot (r[0] + s[0]) + r[0] \cdot s[0]
 \end{aligned}$$



**Additionneur
3 nombres de 1 bit**


ALU:propagationetgénération



$$F[0] = cin \oplus r[0] \oplus s[0]$$

$$c[0] = cin \cdot (r[0] + s[0]) + r[0] \cdot s[0]$$




$\underbrace{\hspace{10em}}_{p[0]} \qquad \underbrace{\hspace{10em}}_{g[0]}$




sig[0] est à 1, l'étage génère une retenue

sip[0] est à 1, l'étage propage la retenue entrante


ALU: cascaded' additionneurs



ALU: addition en VHDL



zero, signe
ovr, np, ng




$$\begin{aligned}
 F[0] &= \text{cin} \oplus r[0] \oplus s[0] \\
 p[0] &= r[0] + s[0] \\
 g[0] &= r[0] \cdot s[0] \\
 c[0] &= \text{cin} \cdot p[0] + g[0]
 \end{aligned}$$

En VHDL on utilise les vecteurs de bits

```

F    <= (c[2downto0] & cin) XOR r XOR s;
p    <= r OR s;
g    <= r AND s;
c    <= ((c[2downto0] & cin) AND p) OR g;
    
```

ALU:anticipateurderetenue




- l'ensemblepropagelaretenuessitouslesétagesla propage
- l'ensemblegénèrereutenueledernierétageeng énièreune
- ousil'avantdernierétageenggénèreune
- etqueledernierétagealapropage

etc...

$$\begin{aligned}
 np &= p[3].p[2].p[1].p[0] \\
 ng &= g[3]+p[3].g[2]+p[3].p[2].g[1]+p[3].p[2].p[1].g[0]
 \end{aligned}$$

ALU:avantagedel'anticipateur



$$C[0] = \overline{NG[0]} + NP[0].CIN$$

$$C[1] = \overline{NG[1]} + \overline{NG[0]}.NP[1] + NP[1].NP[0].CIN$$

Etc...

Soustracteur

- Pour réaliser le soustracteur, on utilise l'additionneur...
 $A - B = A + \bar{B}$
en notation complément à 2 $\bar{B} = \text{not}(B) + 1$
... en faisant une négation de l'entrée soustraite et en ajoutant 1
 $A - B = A + \text{not}(B) + 1$



- **ATTENTION**

L'ajout du 1 n'est pas fait dans l'AM2901


→ sion veut faire une soustraction, il faut:

- 1- programmer l'instruction soustraction
- 2- introduire 1 sur l'entrée CIN
- 3- la retenue sortante COUT doit être inversée avant d'être interprétée

Soustraire exemples



Multiplexeur




- permet le choix parmi plusieurs données en fonction d'une commande

```
with c select s <=
  x when B"00",
  y when B"01",
  z when others;
```

```
s <= x when c = B"00"
     y when c = B"01"
     z;
```


Portes 3 états et bidirectionnelles

- Pour la sortie des données



`si c == 1` alors `q = x`
`si c == 0` alors `q = HZ`

- Pour les entrées/sorties des décodeurs (bitshifter s)




```
ts:block(c='1')
begin
    q<=guardedx;
endblock;
```

q est un signal de type:


- `mux_bitbus`
- `wor_bitbus`

Bit-shifter




```
with comm select sh_acc <=
  (q3 & accu(3 downto 0)) when
  (accu(2 downto 0) & q0) when
  accu when others;
```

down,
up



BasculeD


Mémoire en registres sur front



Signal d'horloge: ck

Entrée: d


Sortie: q




```
lab:block(ck='1' AND ck'event)
begin
    q<=guardedd;
endblock;
```

BasculeD

écriture conditionnelle: deux méthodes





```
lab:block((ckandwen)='1' ANDck'event)
begin
    q<=guardedq;
endblock;
```



```
lab:block(ck='1' ANDck'event)
begin
    q<=guardedwhenwen='1' elseq;
endblock;
```




BasculeD

écriture conditionnelle: problème de stabilité de w en




BasculeD

écriture conditionnelle: **JAMAIS DE LOGIQUES SUR L'HORLOGE**



RegisterFile

banderegistres1lecture– 1écriture



```
RF:block(ck='1'andck'event)
```

```
begin
```

```
q0<=guardeddwhenaw=B"00"elseq0;
```

```
q1<=guardeddwhenaw=B"01"elseq1;
```

```
q2<=guardeddwhenaw=B"10"elseq2;
```

```
q3<=guardeddwhenaw=B"11"elseq3;
```

```
endblockRF;
```

```
witharselectq<=
```

```
q0whenB"00"else
```

```
q1whenB"01"else
```


```
q2whenB"10"else
```

```
q3;
```

RegisterFile

bande registres 2 lectures – 1 écriture conditionnelle


tionnelle



Documents fournis

- Spécification de l'AM2901
 - architecture interne
 - comportement possibles: instructions, assemblage
 - caractéristiques temporelles et électriques
- AM2901.vbebuggé
- jeux de patterns


Schéma simplifié...




Remarques:

- Les noms des signaux et des connecteurs ne correspondent pas avec ceux du vbe.

- La décomposition en composants élémentaires n'est pas toujours identique avec celle du vbe



puisdétaillé.



Note: LSB is numbered "0"; MSB is numbered "3".

unesériedetableles...

Les sources

Mnemonic	MICRO CODE				ALU SOURCE OPERANDS	
	I ₂	I ₁	I ₀	Octal Code	R	S
AQ	L	L	L	0	A	Q
AB	L	L	H	1	A	B
ZQ	L	H	L	2	O	Q
ZB	L	H	H	3	O	B
ZA	H	L	L	4	O	A
DA	H	L	H	5	D	A
DQ	H	H	L	6	D	Q
DZ	H	H	H	7	D	O

Les destinations

Mnemonic	MICRO CODE				RAM FUNCTION		Q-REG. FUNCTION		Y OUTPUT	RAM SHIFTER		Q SHIFTER	
	I ₆	I ₇	I ₆	Octal Code	Shift	Load	Shift	Load		RAM ₀	RAM ₃	Q ₀	Q ₃
QREG	L	L	L	0	X	NONE	NONE	F → Q	F	X	X	X	X
NOP	L	L	H	1	X	NONE	X	NONE	F	X	X	X	X
RAMA	L	H	L	2	NONE	F → B	X	NONE	A	X	X	X	X
RAMF	L	H	H	3	NONE	F → B	X	NONE	F	X	X	X	X
RAMQD	H	L	L	4	DOWN	F/2 → B	DOWN	Q/2 → Q	F	F ₀	IN ₃	Q ₀	IN ₃
RAMD	H	L	H	5	DOWN	F/2 → B	X	NONE	F	F ₀	IN ₃	Q ₀	X
RAMQU	H	H	L	6	UP	2F → B	UP	2Q → Q	F	IN ₀	F ₃	IN ₀	Q ₃
RAMU	H	H	H	7	UP	2F → B	X	NONE	F	IN ₀	F ₃	X	Q ₃

Les instructions

Octal I ₅₄₃ , I ₂₁₀	C _n = 0 (Low)		C _n = 1 (High)	
	Group	Function	Group	Function
0 0	ADD	A+Q	ADD plus one	A+Q+1
0 1		A+B		A+B+1
0 5		D+A		D+A+1
0 6		D+Q		D+Q+1
0 2	PASS	Q	Increment	Q+1
0 3		B		B+1
0 4		A		A+1
0 7		D		D+1
1 2	Decrement	Q-1	PASS	Q
1 3		B-1		B
1 4		A-1		A
2 7		D-1		D
2 2	1's Comp.	-Q-1	2's Comp. (Negate)	-Q
2 3		-B-1		-B
2 4		-A-1		-A
1 7		-D-1		-D
1 0	Subtract (1's Comp)	Q-A-1	Subtract (2's Comp)	Q-A
1 1		B-A-1		B-A
1 5		A-D-1		A-D
1 6		Q-D-1		Q-D
2 0		A-Q-1		A-Q
2 1		A-B-1		A-B
2 5		D-A-1		D-A
2 6		D-Q-1		D-Q

Les drapeaux

I ₅₄₃	Function	\bar{P}	\bar{G}	C _{n+4}	OVR
0	R + S	$\overline{P_3 P_2 P_1 P_0}$	$\overline{G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0}$	C ₄	C ₃ ∨ C ₄
1	S - R	← Same as R + S equations, but substitute \bar{R}_i for R _i in definitions →			
2	R - S	← Same as R + S equations, but substitute \bar{S}_i for S _i in definitions →			
3	R ∨ S	LOW	$P_3 P_2 P_1 P_0$	$\overline{P_3 P_2 P_1 P_0} + C_n$	$\overline{P_3 P_2 P_1 P_0} + C_n$
4	R ∧ S	LOW	$\overline{G_3 + G_2 + G_1 + G_0}$	$G_3 + G_2 + G_1 + G_0 + C_n$	$G_3 + G_2 + G_1 + G_0 + C_n$
5	$\bar{R} \wedge S$	LOW	← Same as R ∧ S equations, but substitute \bar{R}_i for R _i in definitions →		
6	R ∨ \bar{S}	← Same as R ∨ S, but substitute \bar{R}_i for R _i in definitions →			
7	$\bar{R} \vee \bar{S}$	$G_3 + G_2 + G_1 + G_0$	$G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 P_0$	$\overline{G_3 + P_3 G_2 + P_3 P_2 G_1} + P_3 P_2 P_1 P_0 (G_0 + \bar{C}_n)$	See note

Note: $[\bar{P}_2 + \bar{G}_2 \bar{P}_1 + \bar{G}_2 \bar{G}_1 \bar{P}_0 + \bar{G}_2 \bar{G}_1 \bar{G}_0 C_n] \vee [P_3 + \bar{G}_3 \bar{P}_2 + \bar{G}_3 \bar{G}_2 \bar{P}_1 + \bar{G}_3 \bar{G}_2 \bar{G}_1 \bar{P}_0 + \bar{G}_3 \bar{G}_2 \bar{G}_1 \bar{G}_0 C_n]$

* - OR

Objectifs

- Comprendre la description vbe
- Trouver le(s) bug(s)

mais
nicopie, ni diffçan'aucun intérêt.