| [747] | 1 | #!/usr/bin/env python |
|---|
| 2 | |
|---|
| 3 | from mapping import * |
|---|
| 4 | |
|---|
| 5 | ####################################################################################### |
|---|
| 6 | # file : arch.py (for the tsar_generic_iob architecture) |
|---|
| 7 | # date : may 2014 |
|---|
| 8 | # author : Alain Greiner |
|---|
| 9 | ####################################################################################### |
|---|
| [748] | 10 | # This file contains a mapping generator for the "tsar_generic_iob" platform. |
|---|
| [747] | 11 | # This includes both the hardware architecture (clusters, processors, peripherals, |
|---|
| 12 | # physical space segmentation) and the mapping of all kernel objects (global vsegs). |
|---|
| 13 | # This platform includes 6 external peripherals, accessible through two IO_Bridge |
|---|
| 14 | # components located in cluster [0,0] and cluster [x_size-1, y_size-1]. |
|---|
| 15 | # Available peripherals are: TTY, BDV, FBF, ROM, NIC, CMA. |
|---|
| 16 | # |
|---|
| 17 | # The "constructor" parameters are: |
|---|
| 18 | # - x_size : number of clusters in a row |
|---|
| 19 | # - y_size : number of clusters in a column |
|---|
| 20 | # - nb_procs : number of processors per cluster |
|---|
| 21 | # |
|---|
| [766] | 22 | # The "hidden" parameters (defined below) are: |
|---|
| [747] | 23 | # - nb_ttys : number of TTY channels |
|---|
| 24 | # - nb_nics : number of NIC channels |
|---|
| 25 | # - fbf_width : frame_buffer width = frame_buffer heigth |
|---|
| 26 | # - x_io : cluster_io x coordinate |
|---|
| 27 | # - y_io : cluster_io y coordinate |
|---|
| 28 | # - x_width : number of bits for x coordinate |
|---|
| 29 | # - y_width : number of bits for y coordinate |
|---|
| 30 | # - paddr_width : number of bits for physical address |
|---|
| 31 | # - irq_per_proc : number of input IRQs per processor |
|---|
| 32 | # - use_ramdisk : use a ramdisk when True |
|---|
| 33 | # - peri_increment : address increment for replicated peripherals |
|---|
| 34 | #################################################################################### |
|---|
| 35 | |
|---|
| 36 | ######################## |
|---|
| 37 | def arch( x_size = 2, |
|---|
| 38 | y_size = 2, |
|---|
| 39 | nb_procs = 2 ): |
|---|
| 40 | |
|---|
| 41 | ### define architecture constants |
|---|
| 42 | |
|---|
| 43 | nb_ttys = 1 |
|---|
| [748] | 44 | nb_nics = 2 |
|---|
| [766] | 45 | fbf_width = 128 |
|---|
| [747] | 46 | x_io = 0 |
|---|
| 47 | y_io = 0 |
|---|
| 48 | x_width = 4 |
|---|
| 49 | y_width = 4 |
|---|
| 50 | paddr_width = 40 |
|---|
| 51 | irq_per_proc = 4 |
|---|
| 52 | use_ramdisk = False |
|---|
| 53 | peri_increment = 0x10000 |
|---|
| 54 | distributed_ptabs = True |
|---|
| [748] | 55 | |
|---|
| [747] | 56 | ### parameters checking |
|---|
| 57 | |
|---|
| 58 | assert( nb_procs <= 4 ) |
|---|
| 59 | |
|---|
| [748] | 60 | assert( (x_size == 1) or (x_size == 2) or (x_size == 4) |
|---|
| [766] | 61 | or (x_size == 8) or (x_size == 16) ) |
|---|
| [747] | 62 | |
|---|
| [748] | 63 | assert( (y_size == 1) or (y_size == 2) or (y_size == 4) |
|---|
| [747] | 64 | or (y_size == 8) or (y_size == 16) ) |
|---|
| 65 | |
|---|
| 66 | assert( nb_ttys == 1 ) |
|---|
| 67 | |
|---|
| 68 | assert( ((x_io == 0) and (y_io == 0)) or |
|---|
| 69 | ((x_io == x_size-1) and (y_io == y_size-1)) ) |
|---|
| 70 | |
|---|
| 71 | platform_name = 'tsar_iob_%d_%d_%d' % ( x_size, y_size, nb_procs ) |
|---|
| [748] | 72 | |
|---|
| [747] | 73 | ### define physical segments |
|---|
| 74 | |
|---|
| [748] | 75 | ram_base = 0x0000000000 |
|---|
| [768] | 76 | if 0: ram_size = 0x4000000 # 64 Mbytes |
|---|
| 77 | else: ram_size = 0x0040000 # 256 Kbytes |
|---|
| [747] | 78 | |
|---|
| [748] | 79 | xcu_base = 0x00B0000000 |
|---|
| 80 | xcu_size = 0x1000 # 4 Kbytes |
|---|
| [747] | 81 | |
|---|
| [748] | 82 | dma_base = 0x00B1000000 |
|---|
| 83 | dma_size = 0x1000 * nb_procs # 4 Kbytes * nb_procs |
|---|
| [747] | 84 | |
|---|
| [748] | 85 | mmc_base = 0x00B2000000 |
|---|
| 86 | mmc_size = 0x1000 # 4 Kbytes |
|---|
| [747] | 87 | |
|---|
| [748] | 88 | rom_base = 0x00BFC00000 |
|---|
| 89 | rom_size = 0x8000 # 32 Kbytes |
|---|
| 90 | |
|---|
| [747] | 91 | offset_io = ((x_io << y_width) + y_io) << (paddr_width - x_width - y_width) |
|---|
| 92 | |
|---|
| 93 | bdv_base = 0x00B3000000 + offset_io |
|---|
| 94 | bdv_size = 0x1000 # 4kbytes |
|---|
| 95 | |
|---|
| 96 | tty_base = 0x00B4000000 + offset_io |
|---|
| 97 | tty_size = 0x4000 # 16 Kbytes |
|---|
| 98 | |
|---|
| 99 | nic_base = 0x00B5000000 + offset_io |
|---|
| 100 | nic_size = 0x80000 # 512 kbytes |
|---|
| 101 | |
|---|
| 102 | cma_base = 0x00B6000000 + offset_io |
|---|
| 103 | cma_size = 0x1000 * 2 * nb_nics # 4 kbytes * 2 * nb_nics |
|---|
| 104 | |
|---|
| 105 | fbf_base = 0x00B7000000 + offset_io |
|---|
| 106 | fbf_size = fbf_width * fbf_width # fbf_width * fbf_width bytes |
|---|
| 107 | |
|---|
| 108 | pic_base = 0x00B8000000 + offset_io |
|---|
| 109 | pic_size = 0x1000 # 4 Kbytes |
|---|
| 110 | |
|---|
| 111 | iob_base = 0x00BE000000 + offset_io |
|---|
| [748] | 112 | iob_size = 0x1000 # 4 kbytes |
|---|
| [747] | 113 | |
|---|
| [766] | 114 | |
|---|
| [748] | 115 | ### GIET_VM specifics virtual segments |
|---|
| [766] | 116 | ### define bootloader vsegs base addresses |
|---|
| [747] | 117 | |
|---|
| 118 | boot_mapping_vbase = 0x00000000 # ident |
|---|
| [766] | 119 | boot_mapping_size = 0x00080000 # 512 Kbytes |
|---|
| [747] | 120 | |
|---|
| [766] | 121 | boot_code_vbase = 0x00080000 # ident |
|---|
| 122 | boot_code_size = 0x00040000 # 256 Kbytes |
|---|
| [748] | 123 | |
|---|
| [766] | 124 | boot_data_vbase = 0x000C0000 # ident |
|---|
| 125 | boot_data_size = 0x00080000 # 512 Kbytes |
|---|
| [747] | 126 | |
|---|
| [766] | 127 | boot_stack_vbase = 0x00140000 # ident |
|---|
| 128 | boot_stack_size = 0x00050000 # 320 Kbytes |
|---|
| [747] | 129 | |
|---|
| [766] | 130 | ### define kernel vsegs base addresses and sizes |
|---|
| [747] | 131 | |
|---|
| [748] | 132 | kernel_code_vbase = 0x80000000 |
|---|
| [747] | 133 | kernel_code_size = 0x00020000 # 128 Kbytes |
|---|
| 134 | |
|---|
| 135 | kernel_data_vbase = 0x80020000 |
|---|
| [766] | 136 | kernel_data_size = 0x00020000 # 128 Kbytes |
|---|
| [747] | 137 | |
|---|
| [766] | 138 | kernel_uncdata_vbase = 0x80040000 |
|---|
| 139 | kernel_uncdata_size = 0x00010000 # 64 Kbytes |
|---|
| [747] | 140 | |
|---|
| [766] | 141 | kernel_init_vbase = 0x80050000 |
|---|
| [747] | 142 | kernel_init_size = 0x00010000 # 64 Kbytes |
|---|
| 143 | |
|---|
| 144 | kernel_sched_vbase = 0xF0000000 # distributed in all clusters |
|---|
| [766] | 145 | kernel_sched_size = 0x2000 * nb_procs # 8 kbytes per processor |
|---|
| [747] | 146 | |
|---|
| 147 | ### create mapping |
|---|
| 148 | |
|---|
| [748] | 149 | mapping = Mapping( name = platform_name, |
|---|
| 150 | x_size = x_size, |
|---|
| 151 | y_size = y_size, |
|---|
| 152 | procs_max = nb_procs, |
|---|
| 153 | x_width = x_width, |
|---|
| 154 | y_width = y_width, |
|---|
| 155 | paddr_width = paddr_width, |
|---|
| 156 | coherence = True, |
|---|
| 157 | irq_per_proc = irq_per_proc, |
|---|
| 158 | use_ramdisk = use_ramdisk, |
|---|
| 159 | x_io = x_io, |
|---|
| [747] | 160 | y_io = y_io, |
|---|
| [748] | 161 | peri_increment = peri_increment, |
|---|
| 162 | ram_base = ram_base, |
|---|
| 163 | ram_size = ram_size ) |
|---|
| [747] | 164 | |
|---|
| 165 | ### external peripherals (accessible in cluster[0,0] only for this mapping) |
|---|
| 166 | |
|---|
| 167 | iob = mapping.addPeriph( 'IOB', base = iob_base, size = iob_size, ptype = 'IOB' ) |
|---|
| 168 | |
|---|
| 169 | bdv = mapping.addPeriph( 'BDV', base = bdv_base, size = bdv_size, ptype = 'IOC', subtype = 'BDV' ) |
|---|
| 170 | |
|---|
| 171 | tty = mapping.addPeriph( 'TTY', base = tty_base, size = tty_size, ptype = 'TTY', channels = nb_ttys ) |
|---|
| 172 | |
|---|
| [748] | 173 | nic = mapping.addPeriph( 'NIC', base = nic_base, size = nic_size, ptype = 'NIC', channels = nb_nics ) |
|---|
| [747] | 174 | |
|---|
| 175 | cma = mapping.addPeriph( 'CMA', base = cma_base, size = cma_size, ptype = 'CMA', channels = 2*nb_nics ) |
|---|
| 176 | |
|---|
| 177 | fbf = mapping.addPeriph( 'FBF', base = fbf_base, size = fbf_size, ptype = 'FBF', arg = fbf_width ) |
|---|
| 178 | |
|---|
| 179 | pic = mapping.addPeriph( 'PIC', base = pic_base, size = pic_size, ptype = 'PIC', channels = 32 ) |
|---|
| 180 | |
|---|
| 181 | mapping.addIrq( pic, index = 0, isrtype = 'ISR_NIC_RX', channel = 0 ) |
|---|
| 182 | mapping.addIrq( pic, index = 1, isrtype = 'ISR_NIC_RX', channel = 1 ) |
|---|
| 183 | |
|---|
| 184 | mapping.addIrq( pic, index = 2, isrtype = 'ISR_NIC_TX', channel = 0 ) |
|---|
| 185 | mapping.addIrq( pic, index = 3, isrtype = 'ISR_NIC_TX', channel = 1 ) |
|---|
| 186 | |
|---|
| 187 | mapping.addIrq( pic, index = 4, isrtype = 'ISR_CMA' , channel = 0 ) |
|---|
| 188 | mapping.addIrq( pic, index = 5, isrtype = 'ISR_CMA' , channel = 1 ) |
|---|
| 189 | mapping.addIrq( pic, index = 6, isrtype = 'ISR_CMA' , channel = 2 ) |
|---|
| 190 | mapping.addIrq( pic, index = 7, isrtype = 'ISR_CMA' , channel = 3 ) |
|---|
| 191 | |
|---|
| 192 | mapping.addIrq( pic, index = 8, isrtype = 'ISR_BDV' , channel = 0 ) |
|---|
| 193 | |
|---|
| 194 | mapping.addIrq( pic, index = 9, isrtype = 'ISR_TTY_RX', channel = 0 ) |
|---|
| 195 | |
|---|
| [748] | 196 | ### hardware components replicated in all clusters |
|---|
| [747] | 197 | |
|---|
| 198 | for x in xrange( x_size ): |
|---|
| 199 | for y in xrange( y_size ): |
|---|
| 200 | cluster_xy = (x << y_width) + y; |
|---|
| 201 | offset = cluster_xy << (paddr_width - x_width - y_width) |
|---|
| 202 | |
|---|
| 203 | ram = mapping.addRam( 'RAM', base = ram_base + offset, size = ram_size ) |
|---|
| 204 | |
|---|
| [748] | 205 | mmc = mapping.addPeriph( 'MMC', base = mmc_base + offset, size = mmc_size, |
|---|
| [747] | 206 | ptype = 'MMC' ) |
|---|
| 207 | |
|---|
| [748] | 208 | dma = mapping.addPeriph( 'DMA', base = dma_base + offset, size = dma_size, |
|---|
| 209 | ptype = 'DMA', channels = nb_procs ) |
|---|
| [747] | 210 | |
|---|
| [748] | 211 | xcu = mapping.addPeriph( 'XCU', base = xcu_base + offset, size = xcu_size, |
|---|
| [747] | 212 | ptype = 'XCU', channels = nb_procs * irq_per_proc, arg = 16 ) |
|---|
| 213 | |
|---|
| [748] | 214 | rom = mapping.addPeriph( 'ROM', base = rom_base + offset, size = rom_size, |
|---|
| 215 | ptype = 'ROM' ) |
|---|
| 216 | |
|---|
| [747] | 217 | # MMC IRQ replicated in all clusters |
|---|
| 218 | mapping.addIrq( xcu, index = 0, isrtype = 'ISR_MMC' ) |
|---|
| 219 | |
|---|
| 220 | # processors |
|---|
| 221 | for p in xrange ( nb_procs ): |
|---|
| 222 | mapping.addProc( x, y, p ) |
|---|
| 223 | |
|---|
| [748] | 224 | ### global vsegs for boot_loader / identity mapping |
|---|
| [747] | 225 | |
|---|
| [766] | 226 | mapping.addGlobal( 'seg_boot_mapping', boot_mapping_vbase, boot_mapping_size, |
|---|
| 227 | 'C_W_', vtype = 'BLOB' , x = 0, y = 0, pseg = 'RAM', |
|---|
| 228 | identity = True ) |
|---|
| [747] | 229 | |
|---|
| [766] | 230 | mapping.addGlobal( 'seg_boot_code', boot_code_vbase, boot_code_size, |
|---|
| 231 | 'CXW_', vtype = 'BUFFER', x = 0, y = 0, pseg = 'RAM', |
|---|
| 232 | identity = True ) |
|---|
| [747] | 233 | |
|---|
| [766] | 234 | mapping.addGlobal( 'seg_boot_data', boot_data_vbase, boot_data_size, |
|---|
| 235 | 'C_W_', vtype = 'BUFFER', x = 0, y = 0, pseg = 'RAM', |
|---|
| 236 | identity = True ) |
|---|
| [747] | 237 | |
|---|
| [766] | 238 | mapping.addGlobal( 'seg_boot_stack', boot_stack_vbase, boot_stack_size, |
|---|
| 239 | 'C_W_', vtype = 'BUFFER', x = 0, y = 0, pseg = 'RAM', |
|---|
| 240 | identity = True ) |
|---|
| [747] | 241 | |
|---|
| [766] | 242 | ### the code global vsegs for kernel can be replicated in all clusters |
|---|
| 243 | ### if the page tables are distributed in all clusters. |
|---|
| [747] | 244 | |
|---|
| 245 | if distributed_ptabs: |
|---|
| 246 | for x in xrange( x_size ): |
|---|
| 247 | for y in xrange( y_size ): |
|---|
| 248 | cluster_xy = (x << y_width) + y; |
|---|
| 249 | |
|---|
| 250 | mapping.addGlobal( 'seg_kernel_code', kernel_code_vbase, kernel_code_size, |
|---|
| 251 | 'CXW_', vtype = 'ELF', x = x , y = y , pseg = 'RAM', |
|---|
| 252 | binpath = 'build/kernel/kernel.elf', local = True ) |
|---|
| 253 | |
|---|
| 254 | mapping.addGlobal( 'seg_kernel_init', kernel_init_vbase, kernel_init_size, |
|---|
| 255 | 'CXW_', vtype = 'ELF', x = x , y = y , pseg = 'RAM', |
|---|
| 256 | binpath = 'build/kernel/kernel.elf', local = True ) |
|---|
| 257 | else: |
|---|
| 258 | mapping.addGlobal( 'seg_kernel_code', kernel_code_vbase, kernel_code_size, |
|---|
| 259 | 'CXW_', vtype = 'ELF', x = 0 , y = 0 , pseg = 'RAM', |
|---|
| [766] | 260 | binpath = 'build/kernel/kernel.elf', local = False ) |
|---|
| [747] | 261 | |
|---|
| 262 | mapping.addGlobal( 'seg_kernel_init', kernel_init_vbase, kernel_init_size, |
|---|
| 263 | 'CXW_', vtype = 'ELF', x = 0 , y = 0 , pseg = 'RAM', |
|---|
| [766] | 264 | binpath = 'build/kernel/kernel.elf', local = False ) |
|---|
| [747] | 265 | |
|---|
| [766] | 266 | ### shared global vsegs for kernel |
|---|
| [747] | 267 | |
|---|
| [766] | 268 | mapping.addGlobal( 'seg_kernel_data', kernel_data_vbase, kernel_data_size, |
|---|
| 269 | 'C_W_', vtype = 'ELF', x = 0, y = 0, pseg = 'RAM', |
|---|
| 270 | binpath = 'build/kernel/kernel.elf', local = False ) |
|---|
| [747] | 271 | |
|---|
| [766] | 272 | mapping.addGlobal( 'seg_kernel_uncdata', kernel_uncdata_vbase, kernel_uncdata_size, |
|---|
| 273 | '__W_', vtype = 'ELF', x = 0, y = 0, pseg = 'RAM', |
|---|
| 274 | binpath = 'build/kernel/kernel.elf', local = False ) |
|---|
| 275 | |
|---|
| [747] | 276 | ### global vsegs for external peripherals / identity mapping |
|---|
| 277 | |
|---|
| [748] | 278 | mapping.addGlobal( 'seg_iob', iob_base, iob_size, '__W_', |
|---|
| [766] | 279 | vtype = 'PERI', x = 0, y = 0, pseg = 'IOB', |
|---|
| 280 | identity = True ) |
|---|
| [747] | 281 | |
|---|
| [748] | 282 | mapping.addGlobal( 'seg_bdv', bdv_base, bdv_size, '__W_', |
|---|
| [766] | 283 | vtype = 'PERI', x = 0, y = 0, pseg = 'BDV', |
|---|
| 284 | identity = True ) |
|---|
| [747] | 285 | |
|---|
| [748] | 286 | mapping.addGlobal( 'seg_tty', tty_base, tty_size, '__W_', |
|---|
| [766] | 287 | vtype = 'PERI', x = 0, y = 0, pseg = 'TTY', |
|---|
| 288 | identity = True ) |
|---|
| [747] | 289 | |
|---|
| [748] | 290 | mapping.addGlobal( 'seg_nic', nic_base, nic_size, '__W_', |
|---|
| [766] | 291 | vtype = 'PERI', x = 0, y = 0, pseg = 'NIC', |
|---|
| 292 | identity = True ) |
|---|
| [747] | 293 | |
|---|
| [748] | 294 | mapping.addGlobal( 'seg_cma', cma_base, cma_size, '__W_', |
|---|
| [766] | 295 | vtype = 'PERI', x = 0, y = 0, pseg = 'CMA', |
|---|
| 296 | identity = True ) |
|---|
| [747] | 297 | |
|---|
| [748] | 298 | mapping.addGlobal( 'seg_fbf', fbf_base, fbf_size, '__W_', |
|---|
| [766] | 299 | vtype = 'PERI', x = 0, y = 0, pseg = 'FBF', |
|---|
| 300 | identity = True ) |
|---|
| [747] | 301 | |
|---|
| [748] | 302 | mapping.addGlobal( 'seg_pic', pic_base, pic_size, '__W_', |
|---|
| [766] | 303 | vtype = 'PERI', x = 0, y = 0, pseg = 'PIC', |
|---|
| 304 | identity = True ) |
|---|
| [747] | 305 | |
|---|
| [766] | 306 | |
|---|
| [748] | 307 | ### global vsegs for internal peripherals, and for schedulers |
|---|
| [747] | 308 | ### name is indexed by (x,y) / vbase address is incremented by (cluster_xy * peri_increment) |
|---|
| 309 | |
|---|
| 310 | for x in xrange( x_size ): |
|---|
| 311 | for y in xrange( y_size ): |
|---|
| 312 | cluster_xy = (x << y_width) + y; |
|---|
| 313 | offset = cluster_xy * peri_increment |
|---|
| 314 | |
|---|
| [748] | 315 | mapping.addGlobal( 'seg_rom_%d_%d' %(x,y), rom_base + offset, rom_size, |
|---|
| 316 | 'CX__', vtype = 'PERI' , x = x , y = y , pseg = 'ROM' ) |
|---|
| 317 | |
|---|
| [747] | 318 | mapping.addGlobal( 'seg_xcu_%d_%d' %(x,y), xcu_base + offset, xcu_size, |
|---|
| 319 | '__W_', vtype = 'PERI' , x = x , y = y , pseg = 'XCU' ) |
|---|
| 320 | |
|---|
| 321 | mapping.addGlobal( 'seg_dma_%d_%d' %(x,y), dma_base + offset, dma_size, |
|---|
| 322 | '__W_', vtype = 'PERI' , x = x , y = y , pseg = 'DMA' ) |
|---|
| 323 | |
|---|
| 324 | mapping.addGlobal( 'seg_mmc_%d_%d' %(x,y), mmc_base + offset, mmc_size, |
|---|
| 325 | '__W_', vtype = 'PERI' , x = x , y = y , pseg = 'MMC' ) |
|---|
| 326 | |
|---|
| 327 | mapping.addGlobal( 'seg_sched_%d_%d' %(x,y), kernel_sched_vbase + offset, kernel_sched_size, |
|---|
| 328 | 'C_W_', vtype = 'SCHED', x = x , y = y , pseg = 'RAM' ) |
|---|
| 329 | |
|---|
| 330 | ### return mapping ### |
|---|
| 331 | |
|---|
| 332 | return mapping |
|---|
| 333 | |
|---|
| 334 | ################################# platform test ####################################################### |
|---|
| 335 | |
|---|
| 336 | if __name__ == '__main__': |
|---|
| 337 | |
|---|
| 338 | mapping = arch( x_size = 2, |
|---|
| 339 | y_size = 2, |
|---|
| 340 | nb_procs = 2 ) |
|---|
| 341 | |
|---|
| 342 | # print mapping.netbsd_dts() |
|---|
| 343 | |
|---|
| 344 | print mapping.xml() |
|---|
| 345 | |
|---|
| 346 | # print mapping.giet_vsegs() |
|---|
| 347 | |
|---|
| [748] | 348 | |
|---|
| [747] | 349 | # Local Variables: |
|---|
| 350 | # tab-width: 4; |
|---|
| 351 | # c-basic-offset: 4; |
|---|
| 352 | # c-file-offsets:((innamespace . 0)(inline-open . 0)); |
|---|
| 353 | # indent-tabs-mode: nil; |
|---|
| 354 | # End: |
|---|
| 355 | # |
|---|
| 356 | # vim: filetype=python:expandtab:shiftwidth=4:tabstop=4:softtabstop=4 |
|---|
| 357 | |
|---|
