| 1 | |
|---|
| 2 | # -*- python -*- |
|---|
| 3 | |
|---|
| 4 | Module('caba:tsarv4_cluster_mmu', |
|---|
| 5 | classname = 'soclib::caba::TsarV4ClusterMmu', |
|---|
| 6 | tmpl_parameters = [ |
|---|
| 7 | parameter.Module('vci_param', default = 'caba:vci_param'), |
|---|
| 8 | parameter.Module('iss_t'), |
|---|
| 9 | parameter.Int('cmd_width'), |
|---|
| 10 | parameter.Int('rsp_width'), |
|---|
| 11 | ], |
|---|
| 12 | header_files = [ '../source/include/tsarv4_cluster_mmu.h', ], |
|---|
| 13 | implementation_files = [ '../source/src/tsarv4_cluster_mmu.cpp', ], |
|---|
| 14 | uses = [ |
|---|
| 15 | Uses('caba:base_module'), |
|---|
| 16 | Uses('common:mapping_table'), |
|---|
| 17 | Uses('common:iss2'), |
|---|
| 18 | Uses('caba:vci_cc_vcache_wrapper_v4', |
|---|
| 19 | iss_t = 'common:gdb_iss', |
|---|
| 20 | gdb_iss_t = 'common:mips32el'), |
|---|
| 21 | Uses('caba:vci_mem_cache_v4'), |
|---|
| 22 | Uses('caba:vci_simple_ram'), |
|---|
| 23 | Uses('caba:vci_xicu'), |
|---|
| 24 | Uses('caba:vci_local_crossbar'), |
|---|
| 25 | Uses('caba:virtual_dspin_router', |
|---|
| 26 | flit_width = parameter.Reference('cmd_width')), |
|---|
| 27 | Uses('caba:virtual_dspin_router', |
|---|
| 28 | flit_width = parameter.Reference('rsp_width')), |
|---|
| 29 | Uses('caba:vci_vdspin_target_wrapper', |
|---|
| 30 | dspin_cmd_width = parameter.Reference('cmd_width'), |
|---|
| 31 | dspin_rsp_width = parameter.Reference('rsp_width')), |
|---|
| 32 | Uses('caba:vci_vdspin_initiator_wrapper', |
|---|
| 33 | dspin_cmd_width = parameter.Reference('cmd_width'), |
|---|
| 34 | dspin_rsp_width = parameter.Reference('rsp_width')), |
|---|
| 35 | Uses('caba:vci_multi_tty'), |
|---|
| 36 | Uses('caba:vci_framebuffer'), |
|---|
| 37 | Uses('caba:vci_multi_nic'), |
|---|
| 38 | Uses('caba:vci_block_device_tsar_v4'), |
|---|
| 39 | Uses('caba:vci_multi_dma'), |
|---|
| 40 | Uses('common:elf_file_loader'), |
|---|
| 41 | ], |
|---|
| 42 | ports = [ |
|---|
| 43 | Port('caba:bit_in', 'p_resetn', auto = 'resetn'), |
|---|
| 44 | Port('caba:clock_in', 'p_clk', auto = 'clock'), |
|---|
| 45 | Port('caba:dspin_output', 'p_cmd_out', [2, 4], dspin_data_size = parameter.Reference('cmd_width')), |
|---|
| 46 | Port('caba:dspin_input', 'p_cmd_in', [2, 4], dspin_data_size = parameter.Reference('cmd_width')), |
|---|
| 47 | Port('caba:dspin_output', 'p_rsp_out', [2, 4], dspin_data_size = parameter.Reference('rsp_width')), |
|---|
| 48 | Port('caba:dspin_input', 'p_rsp_in', [2, 4], dspin_data_size = parameter.Reference('rsp_width')), |
|---|
| 49 | ], |
|---|
| 50 | ) |
|---|
| 51 | |
|---|
| 52 | |
|---|
