Changeset 251


Ignore:
Timestamp:
Aug 16, 2012, 12:52:54 PM (12 years ago)
Author:
cfuguet
Message:

Add the r_tgt_dcache_rsp and r_tgt_icache_rsp in the condition to go
into the IDLE state of the TGT_RSP FSM.
When an inval command is received in the cache L1 and there is a miss
we must not send a response on the coherence network.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • trunk/modules/vci_cc_vcache_wrapper_v4/caba/source/src/vci_cc_vcache_wrapper_v4.cpp

    r247 r251  
    11551155    {
    11561156        // no response when r_tgt_icache_rsp is false
    1157         if ( not r_tgt_icache_req.read() and p_vci_tgt_c.rspack.read() )
     1157        if ( not r_tgt_icache_req.read() and (p_vci_tgt_c.rspack.read() or not r_tgt_icache_rsp.read()))
    11581158        {
    11591159            r_tgt_fsm        = TGT_IDLE;
     
    11661166    {
    11671167        // no response when r_tgt_dcache_rsp is false
    1168         if ( not r_tgt_dcache_req.read() and p_vci_tgt_c.rspack.read() )
     1168        if ( not r_tgt_dcache_req.read() and (p_vci_tgt_c.rspack.read() or not r_tgt_dcache_rsp.read()))
    11691169        {
    11701170            r_tgt_fsm        = TGT_IDLE;
Note: See TracChangeset for help on using the changeset viewer.