Changeset 532


Ignore:
Timestamp:
Sep 20, 2013, 3:00:32 PM (10 years ago)
Author:
haoliu
Message:

Bug fix in the vci_cc_vcache_wrapper:
In the DCACHE_MISS_CLEAN state, we should scan tlb with when the victim line
contain the pte. The register nline we use for scanning tlb is the register nline
for cc_send fsm. But when there is a cleanup tardive request, we should use the
register line which contain this tardive request, because the r_dcache_cc_send_nline register
is not updated at this moment.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • trunk/modules/vci_cc_vcache_wrapper/caba/source/src/vci_cc_vcache_wrapper.cpp

    r521 r532  
    41434143        {
    41444144            r_dcache_in_tlb[way*m_dcache_sets+set] = false;
    4145             r_dcache_tlb_inval_line  = r_dcache_cc_send_nline;
     4145
     4146            if( not r_dcache_cleanup_victim_req.read() )
     4147                r_dcache_tlb_inval_line  = r_dcache_cc_send_nline.read();
     4148            else
     4149                r_dcache_tlb_inval_line = r_dcache_cleanup_victim_nline.read();
     4150
    41464151            r_dcache_tlb_inval_set   = 0;
    41474152            r_dcache_fsm_scan_save   = DCACHE_MISS_WAIT;
Note: See TracChangeset for help on using the changeset viewer.