Changeset 601 for trunk/modules/vci_mem_cache/include

Timestamp:

Dec 17, 2013, 11:11:20 AM (10 years ago)

Author:

cfuguet

Message:

Modifications in vci_mem_cache:

• The out of segment read or write does not activate any more an assert on the memory cache. Instead, the request is sent to the XRAM and the error from the XRAM will be propagated to the processor doing the access.

The propagation of the error is done in two different ways:

• When is a READ MISS: The error is propagated through the VCI rerror to the processor doing the read.

• When is a WRITE MISS: The error is propagated through an IRQ which normally is connected to the local XICU.

File:

• trunk/modules/vci_mem_cache/include/soclib/mem_cache.h (modified) (3 diffs)

trunk/modules/vci_mem_cache/include/soclib/mem_cache.h

@@ -32 +32 @@
     MEMC_CONFIG = 0,
     MEMC_INSTRM = 1,
+    MEMC_RERROR = 2,
 
     MEMC_FUNC_SPAN = 0x200
@@ -70 +71 @@
 //                                                       //
 //  For configuration: FUNC_IDX = 0b000                  //
+//                                                       //
+//  REGS_IDX                                             //
+//  ============================================         //
+//             RESERVED             |    X     |         //
+//             (4 bits)             | (3 bits) |         //
+//  ============================================         //
+//                                                       //
+//  X : REGISTER INDEX                                   //
+//                                                       //
+//  For WRITE MISS error signaling: FUNC = 0x010         //
 //                                                       //
 //  REGS_IDX                                             //
@@ -166 +177 @@
 };
 
+enum SoclibMemCacheRerrorRegs
+{
+    MEMC_RERROR_ADDR_LO = 0,
+    MEMC_RERROR_ADDR_HI,
+    MEMC_RERROR_SRCID, 
+    MEMC_RERROR_IRQ_RESET,
+    MEMC_RERROR_IRQ_ENABLE
+};
+
 #define MEMC_REG(func,idx) ((func<<7)|idx)