This Branch implements an ideal coherent write-through protocol. "Ideal" means that the coherence cost is null: basically, every write reaching the L2 cache will instantly update all the L1 cache with a copy. Important Note : This protocol CANNOT be used with the parallel version of SystemCASS, as it will result in code being executed concurrently without protection