source: branches/v5

Revision Log Mode:


Legend:

Added
Modified
Copied or renamed
Diff Rev Age Author Log Message
(edit) @470   9 years cfuguet Erasing v5 development branch components as they have been merged into …
(edit) @467   9 years cfuguet Modifications in branches/v5 tsar_generic_xbar: - Adding …
(edit) @466   9 years cfuguet Modifications in branches/v5 vci_mem_cache: - Replacing the third …
(edit) @463   9 years cfuguet Modification in vci_cc_vcache_wrapper: - Optimization in …
(edit) @462   9 years cfuguet Modification in vci_cc_vcache_wrapper: - Optimization in …
(edit) @461   9 years cfuguet Bugfix in vci_cc_vcache_wrapper: - In the states DCACHE/ICACHE …
(edit) @455   9 years cfuguet Merged /trunk/modules/vci_mem_cache:449 with …
(edit) @454   9 years haoliu modified CC_RECEIVE FSM and CC_CHECK FSM (icache and dcache) for new …
(edit) @448   9 years cfuguet Modification in branches/v5/platforms/tsar_generic_xbar: - Adding a …
(edit) @447   9 years cfuguet Adding tsar_generic_xbar platform in branches/v5/platforms: - This …
(edit) @446   9 years cfuguet Modifications in vci_cc_vcache_wrapper: - Merging the states …
(edit) @445   9 years cfuguet Bugfix in vci_mem_cache: - Adding missing "strings" for …
(edit) @444   9 years cfuguet Modifications in branches/v5/modules/vci_cc_vcache_wrapper: - …
(edit) @443   9 years cfuguet Merging branch/v5/vci_cc_vcache_wrapper with trunk modifications to …
(edit) @442   9 years cfuguet Modifications in branches/v5/communication/dspin_dhccp_param: - …
(edit) @441   9 years cfuguet Modifications in branches/v5/vci_mem_cache: - Changing name of CC …
(edit) @440   9 years cfuguet Merging branch/v5/vci_mem_cache with trunk modifications to start the …
(edit) @380   9 years simerabe Another bugfix
(edit) @370   9 years joannou In tsarv5_generic_mmu : * top.cpp : go look for hard_config.h in …
(edit) @369   9 years joannou Bugfix in vci_cc_vcache_wrapper v5 : forgot to copy the nline when …
(edit) @367   9 years cfuguet Modification in v5/vci_mem_cache Aligning to left the SRCID into the …
(edit) @366   9 years joannou In vci_cc_vcache_wrapper v5, * now using the new generic_cache_tsar …
(edit) @364   9 years haoliu Bug fix in dcache fsm, in dcache_xtn_dc_inval_go state, set the slot …
(edit) @363   9 years joannou In tsarv5_generic_mmu platform, in tsar cluster, added l_width to …
(edit) @362   9 years cfuguet Bugfix in vci_mem_cache: In function "copy()" of the xram_transaction …
(edit) @360   9 years joannou In tsarv5_generic_mmu platform (tsarcluster): * connected vci to dspin …
(edit) @359   9 years joannou bugfix : correctly updating the r_preempt register
(edit) @358   9 years simerabe bugfix : preempt in case of broadcast, palloc in case of single flit
(edit) @357   9 years simerabe fixbug : test on eop in case of single_flit coherence request
(edit) @356   9 years cfuguet Modifying comments in the dspin_dhccp_param to comply the type …
(edit) @355   9 years joannou In vci_cc_vcache_wrapper v5 - added check for p_dspin_in.write in …
(edit) @354   9 years cfuguet Bugfix in branches/v5/vci_mem_cache Adding missing condition in …
(edit) @353   9 years cfuguet Bugfix in branches/v5/vci_mem_cache Adding missing fifo get in case of …
(edit) @351   9 years joannou Got rid of intermediate v5 version. _dspin_coherence versions changed …
(edit) @350   9 years alain Introducing Platform tsarv5_dspin_array, that can be used for TSAR …
(edit) @346   9 years alain New contructors for vci_mem_cache & vci_cc_vcache, as we don't need …
(edit) @345   9 years alain Introducing the cluster component in tsarv5_generic_mmu platform.
(edit) @344   9 years alain Introducing the tsarv5_generic_mmu platform.
(edit) @343   9 years cfuguet Using the Xicu SOFT IRQs (IPIs). Adding them on the Xicu constructor
(edit) @342   9 years joannou Introducing tsar_generic_mmu_dspin_coherence platform (ring dspin for …
(edit) @341   9 years joannou In vci_cc_vcache_wrapper_dspin_coherence, DCACHE_TLB_PTE1_MISS and …
(edit) @339   9 years cfuguet Erasing always false condition in the if statement of the …
(edit) @338   9 years joannou * In vci_cc_vcache_wrapper_dspin_coherence, modified both states …
(edit) @336   9 years cfuguet Bug fix in the vci_cc_vcache_wrapper and vci_mem_cache components (and …
(edit) @335   9 years joannou Added llsc table initialization in both vci_mem_cache and …
(edit) @333   9 years joannou - In vci_cc_vcache_wrapper_dspin_coherence : initializing …
(edit) @332   9 years joannou Updated top.cpp in tsar_mono_mmu_dspin_coherence to respect new file …
(edit) @331   9 years joannou Renaming all files form vci_cc_vcache_wrapper_dspin_coherence and …
(edit) @330   9 years joannou * Commented debug in dspin_local_ring_fast_c * Added test on plen …
(edit) @329   9 years joannou Added test on INST/DATA for the CLACK in the …
(edit) @328   9 years cfuguet Including TYPE_CLEANUP_ACK_INST and TYPE_CLEANUP_ACK_DATA in the …
(edit) @327   9 years simerabe introducing topcell examples using dspin ring interconnect
(edit) @326   9 years simerabe introducing 2 new components : simple and local ring interconnect …
(edit) @325   9 years joannou bugfix in vci_cc_vcache_wrapper_dspin_coherence : - consume fifo in …
(edit) @323   9 years joannou removed unusefull flipflop r_*cache_cc_fifo_done + syntax correction …
(edit) @321   9 years joannou bugfix in vci_cc_vcache_wrapper_dspin_coherence in coherence type checking
(edit) @320   9 years cfuguet vci_mem_cache_dspin_coherence: - Fixing typo error in …
(edit) @319   9 years cfuguet Fix bug in vci_mem_cache_dspin_coherence. The write signal in the …
(edit) @318   9 years joannou vci_cc_vcache_wrapper_dspin_coherence now use DspinDhccpParam::* types …
(edit) @317   9 years cfuguet Introducing missing debug strings in the vci_mem_cache cpp file
(edit) @316   9 years joannou Introducing new tsar_mono_mmu_dspin_coherence platform Same as …
(edit) @315   9 years joannou Introducing new dspin interface for …
(edit) @313   9 years cfuguet Erasing useless template parameters for the …
(edit) @312   9 years cfuguet Updating width of the way index in DSPIN coherence flits. Using 2 bits …
(edit) @311   9 years cfuguet Including GET and SET methods for the FROM_L1_BC and FROM_MC_BC bit in …
(edit) @310   9 years cfuguet Introducing FROM_L1_BC and FROM_MC_BC in dspin param class to access …
(edit) @309   9 years joannou Bugfix : typo in component name (was 'dhcpp', is now 'dhccp')
(edit) @308   9 years cfuguet Fixing parameter name error in metadata of vci_mem_cache
(edit) @307   9 years cfuguet Including vci_mem_cache v5 using dspin interface for the coherence …
(edit) @306   9 years joannou Added tsar_mono_mmu and tsar_generic_mmu platforms
(edit) @305   9 years joannou In vci_mem_cache component: Adding an assert for cleanup commands …
(edit) @304   9 years joannou Bug fixing in vci_cc_vcache_wrapper component : - In TGT_RSP_DCACHE, …
(edit) @300   9 years joannou Moved tsar modules vci_cc_vcache_wrapper and vci_mem_cache under the …
(edit) @299   9 years alain bug fixing: coherence interrupt must be taken in the MISS_DIR_UPDT states.
(edit) @296   9 years alain introducing major modifications in vci_cc_vcache_wrappers - remove …
(add) @295   9 years cfuguet Introducing branches/v5/ components directory. This branch will be …
Note: See TracRevisionLog for help on using the revision log.