source: branches

Revision Log Mode:


Legend:

Added
Modified
Copied or renamed
Diff Rev Age Author Log Message
(edit) @515   9 years haoliu bug fixed in vci_cc_vcache_wrapper(RWT), when we have to modify the …
(edit) @513   9 years haoliu bug fix in vci_cc_vcache_wrapper(RWT) In DCACHE_CC_INVAL state, the …
(edit) @495   9 years haoliu This version for RWT has merged with the lastest version of classic …
(edit) @494   9 years devigne Merge with the lastest version of trunk
(edit) @492   9 years devigne generic_tlb : pte flag CC => NCC vci_cc_vcache_wrapper : Fixing …
(edit) @479   9 years devigne Merge with the lastest version of Trunk Modification in vci_mem_cache …
(edit) @477   9 years lgarcia Reintroducing RWT branch merging the last modifications of the trunk …
(edit) @476   9 years lgarcia Erasing RWT branch to start a newly created branch with the last …
(edit) @474   9 years devigne Introducing NON INCLUSIVITY property in the vci_mem_cache (ODCCP) …
(edit) @470   9 years cfuguet Erasing v5 development branch components as they have been merged into …
(edit) @467   9 years cfuguet Modifications in branches/v5 tsar_generic_xbar: - Adding …
(edit) @466   9 years cfuguet Modifications in branches/v5 vci_mem_cache: - Replacing the third …
(edit) @463   9 years cfuguet Modification in vci_cc_vcache_wrapper: - Optimization in …
(edit) @462   9 years cfuguet Modification in vci_cc_vcache_wrapper: - Optimization in …
(edit) @461   9 years cfuguet Bugfix in vci_cc_vcache_wrapper: - In the states DCACHE/ICACHE …
(edit) @460   9 years devigne Introducing merged components between the last trunk TSAR version and …
(edit) @459   9 years devigne Erasing ODCCP branch to ease the merge of this branch with the trunk
(edit) @458   9 years lgarcia Cosmetic (suppression of warning in memcache and vcache)
(edit) @457   9 years lgarcia fixing merging bug in vci_mem_cache.cpp
(edit) @456   9 years lgarcia Introduction of RWT branch New components : -dspin_rwt_param (Cleanup …
(edit) @455   9 years cfuguet Merged /trunk/modules/vci_mem_cache:449 with …
(edit) @454   9 years haoliu modified CC_RECEIVE FSM and CC_CHECK FSM (icache and dcache) for new …
(edit) @453   9 years devigne Rename dspin_dhccp_param into dspin_odccp_param
(edit) @452   9 years devigne Introduction of ODCCP branch New components : -dspin_odccp_param …
(edit) @448   9 years cfuguet Modification in branches/v5/platforms/tsar_generic_xbar: - Adding a …
(edit) @447   9 years cfuguet Adding tsar_generic_xbar platform in branches/v5/platforms: - This …
(edit) @446   9 years cfuguet Modifications in vci_cc_vcache_wrapper: - Merging the states …
(edit) @445   9 years cfuguet Bugfix in vci_mem_cache: - Adding missing "strings" for …
(edit) @444   9 years cfuguet Modifications in branches/v5/modules/vci_cc_vcache_wrapper: - …
(edit) @443   9 years cfuguet Merging branch/v5/vci_cc_vcache_wrapper with trunk modifications to …
(edit) @442   9 years cfuguet Modifications in branches/v5/communication/dspin_dhccp_param: - …
(edit) @441   9 years cfuguet Modifications in branches/v5/vci_mem_cache: - Changing name of CC …
(edit) @440   9 years cfuguet Merging branch/v5/vci_mem_cache with trunk modifications to start the …
(edit) @420   9 years porquet various modifications to the platform - make simulation parameters a …
(edit) @419   9 years porquet modifications in Makefile - I can't stand this banner anymore - rule …
(edit) @418   9 years porquet just for me
(edit) @414   9 years porquet oups in segmentation.h
(edit) @410   9 years porquet add a new platform tsarv4 - mono mipsel32 - xicu, blockdevice, tty …
(edit) @407   9 years porquet add missing header (for ::read, ::write, etc.)
(edit) @380   10 years simerabe Another bugfix
(edit) @371   10 years joannou Create TsarV4 branch from trunk as of now
(edit) @370   10 years joannou In tsarv5_generic_mmu : * top.cpp : go look for hard_config.h in …
(edit) @369   10 years joannou Bugfix in vci_cc_vcache_wrapper v5 : forgot to copy the nline when …
(edit) @367   10 years cfuguet Modification in v5/vci_mem_cache Aligning to left the SRCID into the …
(edit) @366   10 years joannou In vci_cc_vcache_wrapper v5, * now using the new generic_cache_tsar …
(edit) @364   10 years haoliu Bug fix in dcache fsm, in dcache_xtn_dc_inval_go state, set the slot …
(edit) @363   10 years joannou In tsarv5_generic_mmu platform, in tsar cluster, added l_width to …
(edit) @362   10 years cfuguet Bugfix in vci_mem_cache: In function "copy()" of the xram_transaction …
(edit) @360   10 years joannou In tsarv5_generic_mmu platform (tsarcluster): * connected vci to dspin …
(edit) @359   10 years joannou bugfix : correctly updating the r_preempt register
(edit) @358   10 years simerabe bugfix : preempt in case of broadcast, palloc in case of single flit
(edit) @357   10 years simerabe fixbug : test on eop in case of single_flit coherence request
(edit) @356   10 years cfuguet Modifying comments in the dspin_dhccp_param to comply the type …
(edit) @355   10 years joannou In vci_cc_vcache_wrapper v5 - added check for p_dspin_in.write in …
(edit) @354   10 years cfuguet Bugfix in branches/v5/vci_mem_cache Adding missing condition in …
(edit) @353   10 years cfuguet Bugfix in branches/v5/vci_mem_cache Adding missing fifo get in case of …
(edit) @351   10 years joannou Got rid of intermediate v5 version. _dspin_coherence versions changed …
(edit) @350   10 years alain Introducing Platform tsarv5_dspin_array, that can be used for TSAR …
(edit) @346   10 years alain New contructors for vci_mem_cache & vci_cc_vcache, as we don't need …
(edit) @345   10 years alain Introducing the cluster component in tsarv5_generic_mmu platform.
(edit) @344   10 years alain Introducing the tsarv5_generic_mmu platform.
(edit) @343   10 years cfuguet Using the Xicu SOFT IRQs (IPIs). Adding them on the Xicu constructor
(edit) @342   10 years joannou Introducing tsar_generic_mmu_dspin_coherence platform (ring dspin for …
(edit) @341   10 years joannou In vci_cc_vcache_wrapper_dspin_coherence, DCACHE_TLB_PTE1_MISS and …
(edit) @339   10 years cfuguet Erasing always false condition in the if statement of the …
(edit) @338   10 years joannou * In vci_cc_vcache_wrapper_dspin_coherence, modified both states …
(edit) @336   10 years cfuguet Bug fix in the vci_cc_vcache_wrapper and vci_mem_cache components (and …
(edit) @335   10 years joannou Added llsc table initialization in both vci_mem_cache and …
(edit) @333   10 years joannou - In vci_cc_vcache_wrapper_dspin_coherence : initializing …
(edit) @332   10 years joannou Updated top.cpp in tsar_mono_mmu_dspin_coherence to respect new file …
(edit) @331   10 years joannou Renaming all files form vci_cc_vcache_wrapper_dspin_coherence and …
(edit) @330   10 years joannou * Commented debug in dspin_local_ring_fast_c * Added test on plen …
(edit) @329   10 years joannou Added test on INST/DATA for the CLACK in the …
(edit) @328   10 years cfuguet Including TYPE_CLEANUP_ACK_INST and TYPE_CLEANUP_ACK_DATA in the …
(edit) @327   10 years simerabe introducing topcell examples using dspin ring interconnect
(edit) @326   10 years simerabe introducing 2 new components : simple and local ring interconnect …
(edit) @325   10 years joannou bugfix in vci_cc_vcache_wrapper_dspin_coherence : - consume fifo in …
(edit) @323   10 years joannou removed unusefull flipflop r_*cache_cc_fifo_done + syntax correction …
(edit) @321   10 years joannou bugfix in vci_cc_vcache_wrapper_dspin_coherence in coherence type checking
(edit) @320   10 years cfuguet vci_mem_cache_dspin_coherence: - Fixing typo error in …
(edit) @319   10 years cfuguet Fix bug in vci_mem_cache_dspin_coherence. The write signal in the …
(edit) @318   10 years joannou vci_cc_vcache_wrapper_dspin_coherence now use DspinDhccpParam::* types …
(edit) @317   10 years cfuguet Introducing missing debug strings in the vci_mem_cache cpp file
(edit) @316   10 years joannou Introducing new tsar_mono_mmu_dspin_coherence platform Same as …
(edit) @315   10 years joannou Introducing new dspin interface for …
(edit) @313   10 years cfuguet Erasing useless template parameters for the …
(edit) @312   10 years cfuguet Updating width of the way index in DSPIN coherence flits. Using 2 bits …
(edit) @311   10 years cfuguet Including GET and SET methods for the FROM_L1_BC and FROM_MC_BC bit in …
(edit) @310   10 years cfuguet Introducing FROM_L1_BC and FROM_MC_BC in dspin param class to access …
(edit) @309   10 years joannou Bugfix : typo in component name (was 'dhcpp', is now 'dhccp')
(edit) @308   10 years cfuguet Fixing parameter name error in metadata of vci_mem_cache
(edit) @307   10 years cfuguet Including vci_mem_cache v5 using dspin interface for the coherence …
(edit) @306   10 years joannou Added tsar_mono_mmu and tsar_generic_mmu platforms
(edit) @305   10 years joannou In vci_mem_cache component: Adding an assert for cleanup commands …
(edit) @304   10 years joannou Bug fixing in vci_cc_vcache_wrapper component : - In TGT_RSP_DCACHE, …
(edit) @300   10 years joannou Moved tsar modules vci_cc_vcache_wrapper and vci_mem_cache under the …
(edit) @299   10 years alain bug fixing: coherence interrupt must be taken in the MISS_DIR_UPDT states.
(edit) @296   10 years alain introducing major modifications in vci_cc_vcache_wrappers - remove …
(edit) @295   10 years cfuguet Introducing branches/v5/ components directory. This branch will be …
(add) @294   10 years cfuguet Creating branch repertory for the TSAR svn repository. Copying the …
Note: See TracRevisionLog for help on using the revision log.