Timeline



Jan 12, 2015:

6:40 PM Changeset [922] by haoliu
HMESI Bugfixed in vci_mem_cache. a wrong key is sent to cache L1.
3:21 PM Changeset [921] by meunier
wt_ideal branch: * Forgot to remove the hack in vci_cc_vcache to end …
3:15 PM Changeset [920] by meunier
* Adding branch wt_ideal -- "ideal" write-through

Jan 9, 2015:

11:55 PM Changeset [919] by cfuguet
reconf: implement the CC_TEST FSM in the cc_vcache_wrapper - …

Jan 6, 2015:

4:40 PM Changeset [918] by haoliu
RWT Bug fixed in vci_mem_cache: considering the local cost for all the …
11:07 AM Changeset [917] by cfuguet
vci_mem_cache: erase unused config_lock register definition - Some …
11:07 AM Changeset [916] by cfuguet
reconf: (tsar_generic_iob) use SYNTHETIC mode in the NIC controller
11:07 AM Changeset [915] by cfuguet
reconf: merge vci_mem_cache trunk modifications (rev 912)

Jan 2, 2015:

2:12 PM Changeset [914] by alain
Update top.cpp for tsar_generic_iob.
2:10 PM Changeset [913] by alain
Update arch.py for tsar_generic_iob.
1:18 PM Changeset [912] by alain
The hard lock implemented as an addressable register in the …
1:03 PM Changeset [911] by alain
The reset_buf_invalidate() function has been modified to comply with …

Dec 19, 2014:

4:45 PM Changeset [910] by haoliu
(HMESI) Fixed bug for the write cost counter and the sc cost counter …
4:34 PM Changeset [909] by haoliu
(RWT) fixed bug for the write cost counter and the sc cost counter …
4:17 PM Changeset [908] by meunier
Trunk : * Fixing a bug in the computation of the write cost and SC …
Note: See TracTimeline for information about the timeline view.