source: trunk/hal/x86_64/core/hal_cpu.S

Revision Log Mode:


Legend:

Added
Modified
Copied or renamed
Diff Rev Age Author Log Message
(edit) @368   5 years max Switch the VM space, and explicitly disable the FPU.
(edit) @365   5 years max Remove debug function.
(edit) @359   5 years max Synchronize tls_intr between context switches.
(edit) @343   5 years max Mmh, skip tf_trapno and tf_err for iretq.
(edit) @339   5 years max Add support for context switch - not tested yet, due to some other …
(edit) @309   5 years max Add clts/stts.
(edit) @236   5 years max Launch the secondary CPUs. For now, they all say hello and enter an …
(edit) @235   5 years max Start adding some code for SMP support
(edit) @234   5 years max style
(edit) @195   5 years max add IOC (ATA)
(edit) @166   5 years max identify the cpu features
(edit) @145   5 years max style
(edit) @125   5 years max implement hal_time_stamp and hal_fence
(edit) @99   5 years max add the irq functions; we will forbid nested critical sections, so the …
(edit) @98   5 years max add the and/or ops
(edit) @97   5 years max (forgot this one in my previous commit)
(edit) @94   5 years max remove lw_unc, add a few ops, and update a few things
(edit) @91   5 years max retrieve the pressed key, and display it
(edit) @85   5 years max reload the segregs
(edit) @82   5 years max Rename a certain number of things, and improve the APIC support.
(edit) @78   5 years max print %rip, and add cli/sti
(copy) @51   5 years max Create the core/ sub-directory for x86_64.
copied from trunk/hal/x86_64/hal_cpu.S:
(edit) @46   5 years max Start implementing TLS.
Note: See TracRevisionLog for help on using the revision log.