Changes between Version 40 and Version 41 of io_operations


Ignore:
Timestamp:
Jan 16, 2018, 6:45:46 PM (4 years ago)
Author:
alain
Comment:

--

Legend:

Unmodified
Added
Removed
Modified
  • io_operations

    v40 v41  
    153153=== 1. TSAR_MIPS32 architecture ===
    154154
    155 In the TASR_MIPS32 architecture, the IOPIC external controller provides two services:
    156  1. It translate each EXT_IRQ identified by its '''irq_id''' to a write transactions to a specific mailbox contained in a local LAPIC controller, for a given core in a given cluster.
     155In the TSAR_MIPS32 architecture, the IOPIC is an external hardware controller providing two services:
     156 1. It translate each external IRQ identified by its '''irq_id''' to a write transactions targeting a specific mailbox contained in a local LAPIC controller, for a given core in a given cluster.
    157157 1. It allows the kernel to selectively enable/disable any external IRQ identified by its '''irq_id''' index.
    158158
    159 The LAPIC controller (called XCU) is replicated in all clusters containing at least one core. It handle three types of event:
     159In the TSAR_MIPS32 architecture, the LAPIC controller (called XCU) is replicated in all clusters containing at least one core. It handle three types of event:
    160160 1. A '''HWI''' (Hardware Interrupt) is generated by local internal peripherals. This type implements directly the internal interrupts.
    161161 1. A '''PTI''' (Programmable Timer Interrupt) is generated by a software programmable timer implemented in the XCU controller. This type implements directly the timer interrupts required for context switch.