Ignore:
Timestamp:
Dec 10, 2008, 7:31:39 PM (15 years ago)
Author:
rosiere
Message:

Almost complete design
with Test and test platform

File:
1 edited

Legend:

Unmodified
Added
Removed
  • trunk/IPs/systemC/processor/Morpheo/Documentation/Source/Schema/MORPHEO_micro_architecture-ex04.fig

    r81 r88  
    157157         7470 4320 5760 4320 5760 2610 7470 2610 7470 4320
    158158-6
    159 6 2790 2880 5580 4320
     1596 1890 6300 2610 6750
     1602 4 0 1 0 11 50 -1 20 4.000 0 0 7 0 0 5
     161         2610 6750 1890 6750 1890 6300 2610 6300 2610 6750
     1624 1 0 50 -1 -1 12 0.0000 4 150 300 2250 6660 port\001
     1634 1 0 50 -1 -1 12 0.0000 4 135 495 2250 6480 icache\001
     164-6
    1601656 4770 3690 5490 4140
    1611662 4 0 1 0 11 50 -1 20 4.000 0 0 7 0 0 5
     
    1631684 1 0 50 -1 -1 12 0.0000 4 135 450 5130 3960 decod\001
    164169-6
     1706 3825 3060 4635 3510
     1712 4 0 1 0 31 50 -1 20 4.000 0 0 7 0 0 5
     172         4590 3510 3870 3510 3870 3060 4590 3060 4590 3510
     1734 1 0 50 -1 -1 12 0.0000 4 180 675 4230 3330 predictor\001
     174-6
     1756 2970 3690 3690 4140
     1762 4 0 1 0 11 50 -1 20 4.000 0 0 7 0 0 5
     177         3690 4140 2970 4140 2970 3690 3690 3690 3690 4140
     1784 1 0 50 -1 -1 12 0.0000 4 135 390 3330 3960 fetch\001
     179-6
    1651806 4770 3240 5490 3690
    166 2 4 0 1 0 11 50 -1 20 4.000 0 0 7 0 0 5
     1812 4 0 1 0 31 50 -1 20 4.000 0 0 7 0 0 5
    167182         5490 3690 4770 3690 4770 3240 5490 3240 5490 3690
    1681834 1 0 50 -1 -1 12 0.0000 4 105 570 5130 3420 context\001
    1691844 1 0 50 -1 -1 12 0.0000 4 105 390 5130 3600 state\001
    170 -6
    171 6 3825 3060 4635 3510
    172 2 4 0 1 0 31 50 -1 20 4.000 0 0 7 0 0 5
    173          4590 3510 3870 3510 3870 3060 4590 3060 4590 3510
    174 4 1 0 50 -1 -1 12 0.0000 4 180 675 4230 3330 predictor\001
    175 -6
    176 6 2970 3690 3690 4140
    177 2 4 0 1 0 11 50 -1 20 4.000 0 0 7 0 0 5
    178          3690 4140 2970 4140 2970 3690 3690 3690 3690 4140
    179 4 1 0 50 -1 -1 12 0.0000 4 135 390 3330 3960 fetch\001
    180 -6
    181 2 1 0 1 0 31 50 -1 -1 4.000 0 0 -1 1 1 3
    182         3 0 1.00 60.00 120.00
    183         3 0 1.00 60.00 120.00
    184          4410 3510 4410 3870 4770 3870
    185 2 1 0 1 0 31 50 -1 -1 4.000 0 0 -1 1 1 3
    186         3 0 1.00 60.00 120.00
    187         3 0 1.00 60.00 120.00
    188          4050 3510 4050 3870 3690 3870
    189 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
    190         3 0 1.00 60.00 120.00
    191          3780 3960 4770 3960
    192 2 4 0 1 0 11 51 -1 20 0.000 0 0 7 0 0 5
    193          3780 4050 3060 4050 3060 3600 3780 3600 3780 4050
    194 2 1 0 1 0 31 50 -1 -1 4.000 0 0 -1 1 1 3
    195         3 0 1.00 60.00 120.00
    196         3 0 1.00 60.00 120.00
    197          3960 3510 3960 3780 3780 3780
    198 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
    199         3 0 1.00 60.00 120.00
    200          3690 4050 4770 4050
    201 2 2 2 1 0 7 50 -1 -1 3.000 0 0 -1 0 0 5
    202          5580 2880 2790 2880 2790 4320 5580 4320 5580 2880
    203 -6
    204 6 1890 6300 2610 6750
    205 2 4 0 1 0 11 50 -1 20 4.000 0 0 7 0 0 5
    206          2610 6750 1890 6750 1890 6300 2610 6300 2610 6750
    207 4 1 0 50 -1 -1 12 0.0000 4 150 300 2250 6660 port\001
    208 4 1 0 50 -1 -1 12 0.0000 4 135 495 2250 6480 icache\001
    209185-6
    2101862 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 1 0 3
     
    292268         3690 6390 4770 6390
    2932692 4 0 1 0 11 50 -1 20 4.000 0 0 7 0 0 5
    294          5490 6750 4770 6750 4770 7200 5490 7200 5490 6750
    295 2 4 0 1 0 11 50 -1 20 4.000 0 0 7 0 0 5
    296270         5490 6300 4770 6300 4770 6750 5490 6750 5490 6300
    2972712 4 0 1 0 31 50 -1 20 4.000 0 0 7 0 0 5
     
    3142882 4 0 1 0 11 50 -1 20 4.000 0 0 7 0 0 5
    315289         6570 6300 5850 6300 5850 6750 6570 6750 6570 6300
     2902 1 0 1 0 31 50 -1 -1 4.000 0 0 -1 1 1 3
     291        3 0 1.00 60.00 120.00
     292        3 0 1.00 60.00 120.00
     293         4410 3510 4410 3870 4770 3870
     2942 1 0 1 0 31 50 -1 -1 4.000 0 0 -1 1 1 3
     295        3 0 1.00 60.00 120.00
     296        3 0 1.00 60.00 120.00
     297         4050 3510 4050 3870 3690 3870
     2982 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
     299        3 0 1.00 60.00 120.00
     300         3780 3960 4770 3960
     3012 4 0 1 0 11 51 -1 20 0.000 0 0 7 0 0 5
     302         3780 4050 3060 4050 3060 3600 3780 3600 3780 4050
     3032 1 0 1 0 31 50 -1 -1 4.000 0 0 -1 1 1 3
     304        3 0 1.00 60.00 120.00
     305        3 0 1.00 60.00 120.00
     306         3960 3510 3960 3780 3780 3780
     3072 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
     308        3 0 1.00 60.00 120.00
     309         3690 4050 4770 4050
     3102 2 2 1 0 7 50 -1 -1 3.000 0 0 -1 0 0 5
     311         5580 2880 2790 2880 2790 4320 5580 4320 5580 2880
     3122 4 0 1 0 31 50 -1 20 4.000 0 0 7 0 0 5
     313         5490 6750 4770 6750 4770 7200 5490 7200 5490 6750
    3163144 0 1 50 -1 -1 12 0.0000 4 135 360 1710 2205 Core\001
    3173154 0 1 50 -1 -1 12 0.0000 4 180 1575 5760 2520 Out Of Order Engine\001
     
    3243224 1 0 50 -1 -1 12 0.0000 4 105 570 5130 7065 context\001
    3253234 1 0 50 -1 -1 12 0.0000 4 180 675 4230 7200 predictor\001
    326 4 1 0 50 -1 -1 12 6.2832 4 135 555 6930 7245 commit\001
    327 4 1 0 50 -1 -1 12 6.2832 4 90 555 6210 6525 rename\001
     3244 1 0 50 -1 -1 12 0.0000 4 135 555 6930 7245 commit\001
     3254 1 0 50 -1 -1 12 0.0000 4 90 555 6210 6525 rename\001
Note: See TracChangeset for help on using the changeset viewer.