Context Navigation

vci_cc_vcache_wrapper2_ring.h @ 2

Last change on this file since 2 was 2, checked in by nipo, 14 years ago
Import TSAR modules in TSAR's own svn
Property svn:eol-style set to `native` Property svn:keywords set to `"Author Date Id Rev URL Revision"` Property svn:mime-type set to `text/plain`
File size: 25.5 KB

Line
1	/* -- c++ --
2	* File : vci_cc_vcache_wrapper2_ring.h
3	* Copyright (c) UPMC, Lip6, SoC
4	* Authors : Alain GREINER, Yang GAO
5	*
6	* SOCLIB_LGPL_HEADER_BEGIN
7	*
8	* This file is part of SoCLib, GNU LGPLv2.1.
9	*
10	* SoCLib is free software; you can redistribute it and/or modify it
11	* under the terms of the GNU Lesser General Public License as published
12	* by the Free Software Foundation; version 2.1 of the License.
13	*
14	* SoCLib is distributed in the hope that it will be useful, but
15	* WITHOUT ANY WARRANTY; without even the implied warranty of
16	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
17	* Lesser General Public License for more details.
18	*
19	* You should have received a copy of the GNU Lesser General Public
20	* License along with SoCLib; if not, write to the Free Software
21	* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA
22	* 02110-1301 USA
23	*
24	* SOCLIB_LGPL_HEADER_END
25	*/
26
27	#ifndef SOCLIB_CABA_VCI_CC_VCACHE_WRAPPER2_RING_H
28	#define SOCLIB_CABA_VCI_CC_VCACHE_WRAPPER2_RING_H
29
30	#include <inttypes.h>
31	#include <systemc>
32	#include "caba_base_module.h"
33	#include "write_buffer.h"
34	#include "generic_cache.h"
35	#include "vci_initiator.h"
36	#include "vci_target.h"
37	#include "mapping_table.h"
38	#include "generic_tlb.h"
39	#include "static_assert.h"
40
41	namespace soclib {
42	namespace caba {
43
44	using namespace sc_core;
45
46	////////////////////////////////////////////
47	template<typename vci_param, typename iss_t>
48	class VciCcVCacheWrapper2Ring
49	////////////////////////////////////////////
50	: public soclib::caba::BaseModule
51	{
52	typedef uint32_t vaddr_t;
53	typedef uint32_t data_t;
54	typedef uint32_t tag_t;
55	typedef uint32_t type_t;
56	typedef typename iss_t::DataOperationType data_op_t;
57
58	typedef typename vci_param::addr_t paddr_t;
59	typedef typename vci_param::be_t vci_be_t;
60	typedef typename vci_param::srcid_t vci_srcid_t;
61	typedef typename vci_param::trdid_t vci_trdid_t;
62	typedef typename vci_param::pktid_t vci_pktid_t;
63	typedef typename vci_param::plen_t vci_plen_t;
64
65	enum icache_fsm_state_e {
66	ICACHE_IDLE, // 00
67	ICACHE_BIS, // 01
68	ICACHE_TLB1_READ, // 02
69	ICACHE_TLB1_WRITE, // 03
70	ICACHE_TLB1_UPDT, // 04
71	ICACHE_TLB2_READ, // 05
72	ICACHE_TLB2_WRITE, // 06
73	ICACHE_TLB2_UPDT, // 07
74	ICACHE_SW_FLUSH, // 08
75	ICACHE_CACHE_FLUSH, // 09
76	ICACHE_TLB_INVAL, // 0a
77	ICACHE_CACHE_INVAL, // 0b
78	ICACHE_MISS_WAIT, // 0c
79	ICACHE_UNC_WAIT, // 0d
80	ICACHE_MISS_UPDT, // 0e
81	ICACHE_ERROR, // 0f
82	ICACHE_CC_INVAL, // 10
83	ICACHE_TLB_CC_INVAL, // 11
84	ICACHE_TLB_FLUSH, // 12
85	};
86
87	enum dcache_fsm_state_e {
88	DCACHE_IDLE, // 00
89	DCACHE_BIS, // 01
90	DCACHE_DTLB1_READ_CACHE, // 02
91	DCACHE_TLB1_LL_WAIT, // 03
92	DCACHE_TLB1_SC_WAIT, // 04
93	DCACHE_TLB1_READ, // 05
94	DCACHE_TLB1_READ_UPDT, // 06
95	DCACHE_TLB1_UPDT, // 07
96	DCACHE_DTLB2_READ_CACHE, // 08
97	DCACHE_TLB2_LL_WAIT, // 09
98	DCACHE_TLB2_SC_WAIT, // 0a
99	DCACHE_TLB2_READ, // 0b
100	DCACHE_TLB2_READ_UPDT, // 0c
101	DCACHE_TLB2_UPDT, // 0d
102	DCACHE_CTXT_SWITCH, // 0e
103	DCACHE_ICACHE_FLUSH, // 0f
104	DCACHE_DCACHE_FLUSH, // 10
105	DCACHE_ITLB_INVAL, // 11
106	DCACHE_DTLB_INVAL, // 12
107	DCACHE_ICACHE_INVAL, // 13
108	DCACHE_DCACHE_INVAL, // 14
109	DCACHE_DCACHE_SYNC, // 15
110	DCACHE_LL_DIRTY_WAIT, // 16
111	DCACHE_SC_DIRTY_WAIT, // 17
112	DCACHE_WRITE_UPDT, // 18
113	DCACHE_WRITE_DIRTY, // 19
114	DCACHE_WRITE_REQ, // 1a
115	DCACHE_MISS_WAIT, // 1b
116	DCACHE_MISS_UPDT, // 1c
117	DCACHE_UNC_WAIT, // 1d
118	DCACHE_ERROR, // 1e
119	DCACHE_ITLB_READ, // 1f
120	DCACHE_ITLB_UPDT, // 20
121	DCACHE_ITLB_LL_WAIT, // 21
122	DCACHE_ITLB_SC_WAIT, // 22
123	DCACHE_CC_CHECK, // 23
124	DCACHE_CC_INVAL, // 24
125	DCACHE_CC_UPDT, // 25
126	DCACHE_CC_NOP, // 26
127	DCACHE_TLB_CC_INVAL, // 27
128	DCACHE_ITLB_CLEANUP, // 28
129	};
130
131	enum cmd_fsm_state_e {
132	CMD_IDLE, // 00
133	CMD_ITLB_READ, // 01
134	CMD_ITLB_ACC_LL, // 02
135	CMD_ITLB_ACC_SC, // 03
136	CMD_INS_MISS, // 04
137	CMD_INS_UNC, // 05
138	CMD_DTLB_READ, // 06
139	CMD_DTLB_ACC_LL, // 07
140	CMD_DTLB_ACC_SC, // 08
141	CMD_DTLB_DIRTY_LL, // 09
142	CMD_DTLB_DIRTY_SC, // 0a
143	CMD_DATA_UNC, // 0b
144	CMD_DATA_MISS, // 0c
145	CMD_DATA_WRITE, // 0d
146	};
147
148	enum rsp_fsm_state_e {
149	RSP_IDLE, // 00
150	RSP_ITLB_READ, // 01
151	RSP_ITLB_ACC_LL, // 02
152	RSP_ITLB_ACC_SC, // 03
153	RSP_INS_MISS, // 04
154	RSP_INS_UNC, // 05
155	RSP_DTLB_READ, // 06
156	RSP_DTLB_ACC_LL, // 07
157	RSP_DTLB_ACC_SC, // 08
158	RSP_DTLB_DIRTY_LL, // 09
159	RSP_DTLB_DIRTY_SC, // 0a
160	RSP_DATA_MISS, // 0b
161	RSP_DATA_UNC, // 0c
162	RSP_DATA_WRITE, // 0d
163	};
164
165	enum cmd_cleanup_fsm_state_e {
166	CMD_CLEANUP_INS_IDLE, // 00
167	CMD_CLEANUP_DATA_IDLE, // 00
168	CMD_CLEANUP_INS, // 01
169	CMD_CLEANUP_DATA, // 02
170	};
171
172	enum rsp_cleanup_fsm_state_e {
173	RSP_CLEANUP_INS_IDLE, // 00
174	RSP_CLEANUP_DATA_IDLE, // 00
175	RSP_CLEANUP_INS, // 01
176	RSP_CLEANUP_DATA, // 02
177	};
178
179	enum tgt_fsm_state_e {
180	TGT_IDLE, // 00
181	TGT_UPDT_WORD, // 01
182	TGT_UPDT_DATA, // 02
183	TGT_REQ_BROADCAST, // 03
184	TGT_REQ_DCACHE, // 04
185	TGT_RSP_BROADCAST, // 05
186	TGT_RSP_DCACHE, // 06
187	};
188
189	enum inval_itlb_fsm_state_e {
190	INVAL_ITLB_IDLE, // 00
191	INVAL_ITLB_CHECK, // 01
192	INVAL_ITLB_INVAL, // 02
193	INVAL_ITLB_CLEAR, // 03
194	};
195
196	enum inval_dtlb_fsm_state_e {
197	INVAL_DTLB_IDLE, // 00
198	INVAL_DTLB_CHECK, // 01
199	INVAL_DTLB_INVAL, // 02
200	INVAL_DTLB_CLEAR, // 03
201	};
202
203	// TLB Mode ITLB / DTLB / ICACHE / DCACHE
204	enum {
205	ALL_DEACTIVE = 0x0000, // TLBs disactive caches disactive
206	INS_TLB_MASK = 0x8,
207	DATA_TLB_MASK = 0x4,
208	INS_CACHE_MASK = 0x2,
209	DATA_CACHE_MASK = 0x1,
210	};
211
212	// Error Type
213	enum mmu_error_type_e {
214	MMU_NONE = 0x0000, // None
215	MMU_WRITE_PT1_UNMAPPED = 0x0001, // Write access of Page fault on Page Table 1 (non fatal error)
216	MMU_WRITE_PT2_UNMAPPED = 0x0002, // Write access of Page fault on Page Table 2 (non fatal error)
217	MMU_WRITE_PRIVILEGE_VIOLATION = 0x0004, // Write access of Protected access in user mode (user error)
218	MMU_WRITE_ACCES_VIOLATION = 0x0008, // Write access of write access to a non writable page (user error)
219	MMU_WRITE_UNDEFINED_XTN = 0x0020, // Write access of undefined external access address (user error)
220	MMU_WRITE_PT1_ILLEGAL_ACCESS = 0x0040, // Write access of Bus Error accessing Table 1 (kernel error)
221	MMU_WRITE_PT2_ILLEGAL_ACCESS = 0x0080, // Write access of Bus Error accessing Table 2 (kernel error)
222	MMU_WRITE_DATA_ILLEGAL_ACCESS = 0x0100, // Write access of Bus Error in cache access (kernel error)
223	MMU_READ_PT1_UNMAPPED = 0x1001, // Read access of Page fault on Page Table 1 (non fatal error)
224	MMU_READ_PT2_UNMAPPED = 0x1002, // Read access of Page fault on Page Table 2 (non fatal error)
225	MMU_READ_PRIVILEGE_VIOLATION = 0x1004, // Read access of Protected access in user mode (user error)
226	MMU_READ_EXEC_VIOLATION = 0x1010, // Exec access to a non exec page (user error)
227	MMU_READ_UNDEFINED_XTN = 0x1020, // Read access of Undefined external access address (user error)
228	MMU_READ_PT1_ILLEGAL_ACCESS = 0x1040, // Read access of Bus Error in Table1 access (kernel error)
229	MMU_READ_PT2_ILLEGAL_ACCESS = 0x1080, // Read access of Bus Error in Table2 access (kernel error)
230	MMU_READ_DATA_ILLEGAL_ACCESS = 0x1100, // Read access of Bus Error in cache access (kernel error)
231	};
232
233	public:
234	sc_in<bool> p_clk;
235	sc_in<bool> p_resetn;
236	sc_in<bool> p_irq[iss_t::n_irq];
237	soclib::caba::VciInitiator<vci_param> p_vci_ini_rw;
238	soclib::caba::VciInitiator<vci_param> p_vci_ini_c;
239	soclib::caba::VciTarget<vci_param> p_vci_tgt;
240
241	private:
242	// STRUCTURAL PARAMETERS
243	soclib::common::AddressDecodingTable<uint32_t, bool> m_cacheability_table;
244	const soclib::common::Segment m_segment;
245	iss_t m_iss;
246	const vci_srcid_t m_srcid_rw;
247	const vci_srcid_t m_srcid_c;
248
249	const size_t m_itlb_ways;
250	const size_t m_itlb_sets;
251
252	const size_t m_dtlb_ways;
253	const size_t m_dtlb_sets;
254
255	const size_t m_icache_ways;
256	const size_t m_icache_sets;
257	const size_t m_icache_yzmask;
258	const size_t m_icache_words;
259
260	const size_t m_dcache_ways;
261	const size_t m_dcache_sets;
262	const size_t m_dcache_yzmask;
263	const size_t m_dcache_words;
264
265	const size_t m_write_buf_size;
266	const size_t m_paddr_nbits;
267
268	// instruction and data vcache tlb instances
269	soclib::caba::GenericCcTlb<paddr_t> icache_tlb;
270	soclib::caba::GenericCcTlb<paddr_t> dcache_tlb;
271
272	sc_signal<vaddr_t> r_mmu_ptpr; // page table pointer register
273	sc_signal<int> r_mmu_mode; // tlb mode register
274
275	// DCACHE FSM REGISTERS
276	sc_signal<int> r_dcache_fsm; // state register
277	sc_signal<paddr_t> r_dcache_paddr_save; // physical address
278	sc_signal<data_t> r_dcache_wdata_save; // write data
279	sc_signal<data_t> r_dcache_rdata_save; // read data
280	sc_signal<type_t> r_dcache_type_save; // access type
281	sc_signal<vci_be_t> r_dcache_be_save; // byte enable
282	sc_signal<bool> r_dcache_cached_save; // used by the write buffer
283	sc_signal<paddr_t> r_dcache_tlb_paddr; // physical address of tlb miss
284	sc_signal<bool> r_dcache_dirty_save; // used for TLB dirty bit update
285	sc_signal<size_t> r_dcache_tlb_set_save; // used for TLB dirty bit update
286	sc_signal<size_t> r_dcache_tlb_way_save; // used for TLB dirty bit update
287	sc_signal<vaddr_t> r_dcache_id1_save; // used by the PT1 bypass
288	sc_signal<paddr_t> r_dcache_ptba_save; // used by the PT1 bypass
289	sc_signal<bool> r_dcache_ptba_ok; // used by the PT1 bypass
290	sc_signal<data_t> r_dcache_pte_update; // used for page table update
291	sc_signal<data_t> r_dcache_ppn_update; // used for physical page number update
292	sc_signal<tag_t> r_dcache_ppn_save; // used for speculative cache access
293	sc_signal<tag_t> r_dcache_vpn_save; // used for speculative cache access
294	sc_signal<bool> r_dtlb_translation_valid; // used for speculative address
295	sc_signal<bool> r_dcache_buf_unc_valid; // used for uncached read
296	sc_signal<bool> r_dcache_hit_p_save; // used to save hit_p in case BIS
297
298	sc_signal<data_t> r_dcache_error_type; // software visible register
299	sc_signal<vaddr_t> r_dcache_bad_vaddr; // software visible register
300
301	sc_signal<bool> r_dcache_miss_req; // used for cached read miss
302	sc_signal<bool> r_dcache_unc_req; // used for uncached read miss
303	sc_signal<bool> r_dcache_write_req; // used for write
304	sc_signal<bool> r_dcache_tlb_read_req; // used for tlb ptba or pte read
305	sc_signal<bool> r_dcache_llsc_reserved; // used for check address reserved
306	sc_signal<paddr_t> r_dcache_llsc_addr_save; // used for save llsc address
307
308	sc_signal<bool> r_dcache_tlb_ll_acc_req; // used for tlb access bit update
309	sc_signal<bool> r_dcache_tlb_sc_acc_req; // used for tlb access bit update
310	sc_signal<bool> r_dcache_tlb_ll_dirty_req; // used for tlb dirty bit update
311	sc_signal<bool> r_dcache_tlb_sc_dirty_req; // used for tlb dirty bit update
312	sc_signal<bool> r_dcache_tlb_ptba_read; // used for tlb ptba read when write dirty bit
313	sc_signal<bool> r_dcache_xtn_req; // used for xtn write for ICACHE
314
315	bool *r_dcache_in_itlb; // indicates some words of dcache line in ins TLB
316	bool *r_dcache_in_dtlb; // indicates some words of dcache line in data TLB
317
318	// coherence registers
319	sc_signal<int> r_dcache_fsm_save; // state save register
320	sc_signal<size_t> r_dcache_way;
321	sc_signal<size_t> r_dcache_set;
322	sc_signal<bool> r_dcache_cleanup_req; // data cleanup request
323	sc_signal<data_t> r_dcache_cleanup_line; // data cleanup NLINE
324	sc_signal<bool> r_dcache_inval_rsp; // data cache invalidate
325
326	// ICACHE FSM REGISTERS
327	sc_signal<int> r_icache_fsm; // state register
328	sc_signal<paddr_t> r_icache_paddr_save; // physical address
329	sc_signal<vaddr_t> r_icache_id1_save; // used by the PT1 bypass
330	sc_signal<paddr_t> r_icache_ptba_save; // used by the PT1 bypass
331	sc_signal<bool> r_icache_ptba_ok; // used by the PT1 bypass
332	sc_signal<data_t> r_icache_pte_update; // used for page table update
333	sc_signal<tag_t> r_icache_ppn_save; // used for speculative cache access
334	sc_signal<tag_t> r_icache_vpn_save; // used for speculative cache access
335	sc_signal<bool> r_itlb_translation_valid; // used for speculative physical address
336	sc_signal<bool> r_icache_buf_unc_valid; // used for uncached read
337
338	sc_signal<data_t> r_icache_error_type; // software visible registers
339	sc_signal<vaddr_t> r_icache_bad_vaddr; // software visible registers
340
341	sc_signal<bool> r_icache_miss_req; // used for cached read miss
342	sc_signal<bool> r_icache_unc_req; // used for uncached read miss
343	sc_signal<bool> r_dcache_itlb_read_req; // used for tlb ptba or pte read
344	sc_signal<bool> r_dcache_itlb_ll_acc_req; // used for tlb access bit update
345	sc_signal<bool> r_dcache_itlb_sc_acc_req; // used for tlb access bit update
346
347	sc_signal<bool> r_itlb_read_dcache_req; // used for instruction tlb miss, request in data cache
348	sc_signal<bool> r_itlb_acc_dcache_req; // used for itlb update entry type bits via dcache
349	sc_signal<bool> r_dcache_rsp_itlb_error; // used for data cache rsp error when itlb miss
350	sc_signal<data_t> r_dcache_rsp_itlb_miss; // used for dcache rsp data when itlb miss
351	sc_signal<data_t> r_dcache_rsp_itlb_ppn; // used for dcache rsp ppn when itlb miss
352
353	// coherence registers
354	sc_signal<int> r_icache_fsm_save; // state save register
355	sc_signal<size_t> r_icache_way;
356	sc_signal<size_t> r_icache_set;
357	sc_signal<bool> r_icache_cleanup_req; // ins cleanup request
358	sc_signal<data_t> r_icache_cleanup_line; // ins cleanup NLINE
359	sc_signal<bool> r_icache_inval_rsp; // ins cache invalidate
360
361	// VCI_CMD FSM REGISTERS
362	sc_signal<int> r_vci_cmd_fsm;
363	sc_signal<size_t> r_vci_cmd_min;
364	sc_signal<size_t> r_vci_cmd_max;
365	sc_signal<size_t> r_vci_cmd_cpt;
366
367	// VCI_RSP FSM REGISTERS
368	sc_signal<int> r_vci_rsp_fsm;
369	sc_signal<size_t> r_vci_rsp_cpt;
370	sc_signal<bool> r_vci_rsp_ins_error;
371	sc_signal<bool> r_vci_rsp_data_error;
372
373	data_t *r_icache_miss_buf;
374	data_t *r_dcache_miss_buf;
375
376	// VCI CLEANUP FSM REGISTERS
377	sc_signal<int> r_vci_cmd_cleanup_fsm;
378	sc_signal<int> r_vci_rsp_cleanup_fsm;
379
380	// VCI_TGT FSM REGISTERS
381	data_t *r_tgt_buf;
382	bool *r_tgt_val;
383
384	sc_signal<int> r_vci_tgt_fsm;
385	sc_signal<paddr_t> r_tgt_addr;
386	sc_signal<size_t> r_tgt_word;
387	sc_signal<bool> r_tgt_update;
388	sc_signal<vci_srcid_t> r_tgt_srcid;
389	sc_signal<vci_pktid_t> r_tgt_pktid;
390	sc_signal<vci_trdid_t> r_tgt_trdid;
391	sc_signal<vci_plen_t> r_tgt_plen;
392	sc_signal<bool> r_tgt_req;
393	sc_signal<bool> r_tgt_icache_req;
394	sc_signal<bool> r_tgt_dcache_req;
395	sc_signal<bool> r_tgt_icache_rsp;
396	sc_signal<bool> r_tgt_dcache_rsp;
397
398	// INVAL CHECK FSM
399	sc_signal<int> r_inval_itlb_fsm;
400	sc_signal<bool> r_dcache_itlb_inval_req;
401	sc_signal<paddr_t> r_dcache_itlb_inval_line;
402	sc_signal<bool> r_itlb_cc_check_end;
403	sc_signal<size_t> r_ccinval_itlb_way;
404	sc_signal<size_t> r_ccinval_itlb_set;
405	sc_signal<bool> r_icache_inval_tlb_rsp;
406	sc_signal<paddr_t> r_icache_tlb_nline;
407
408	sc_signal<int> r_inval_dtlb_fsm;
409	sc_signal<bool> r_dcache_dtlb_inval_req;
410	sc_signal<paddr_t> r_dcache_dtlb_inval_line;
411	sc_signal<bool> r_dtlb_cc_check_end;
412	sc_signal<size_t> r_ccinval_dtlb_way;
413	sc_signal<size_t> r_ccinval_dtlb_set;
414	sc_signal<bool> r_dcache_inval_tlb_rsp;
415	sc_signal<paddr_t> r_dcache_tlb_nline;
416
417	sc_signal<bool> r_dcache_itlb_cleanup_req;
418	sc_signal<paddr_t> r_dcache_itlb_cleanup_line;
419
420	sc_signal<bool> r_dcache_dtlb_cleanup_req;
421	sc_signal<paddr_t> r_dcache_dtlb_cleanup_line;
422
423	sc_signal<bool> r_itlb_inval_req;
424	sc_signal<bool> r_dcache_cc_check;
425
426	WriteBuffer<paddr_t> r_wbuf;
427	GenericCache<paddr_t> r_icache;
428	GenericCache<paddr_t> r_dcache;
429
430	// Activity counters
431	uint32_t m_cpt_dcache_data_read; // DCACHE DATA READ
432	uint32_t m_cpt_dcache_data_write; // DCACHE DATA WRITE
433	uint32_t m_cpt_dcache_dir_read; // DCACHE DIR READ
434	uint32_t m_cpt_dcache_dir_write; // DCACHE DIR WRITE
435
436	uint32_t m_cpt_icache_data_read; // ICACHE DATA READ
437	uint32_t m_cpt_icache_data_write; // ICACHE DATA WRITE
438	uint32_t m_cpt_icache_dir_read; // ICACHE DIR READ
439	uint32_t m_cpt_icache_dir_write; // ICACHE DIR WRITE
440
441	uint32_t m_cpt_frz_cycles; // number of cycles where the cpu is frozen
442	uint32_t m_cpt_total_cycles; // total number of cycles
443
444	// Cache activity counters
445	uint32_t m_cpt_read; // total number of read data
446	uint32_t m_cpt_write; // total number of write data
447	uint32_t m_cpt_data_miss; // number of read miss
448	uint32_t m_cpt_ins_miss; // number of instruction miss
449	uint32_t m_cpt_unc_read; // number of read uncached
450	uint32_t m_cpt_write_cached; // number of cached write
451	uint32_t m_cpt_ins_read; // number of instruction read
452
453	uint32_t m_cost_write_frz; // number of frozen cycles related to write buffer
454	uint32_t m_cost_data_miss_frz; // number of frozen cycles related to data miss
455	uint32_t m_cost_unc_read_frz; // number of frozen cycles related to uncached read
456	uint32_t m_cost_ins_miss_frz; // number of frozen cycles related to ins miss
457
458	uint32_t m_cpt_imiss_transaction; // number of VCI instruction miss transactions
459	uint32_t m_cpt_dmiss_transaction; // number of VCI data miss transactions
460	uint32_t m_cpt_unc_transaction; // number of VCI uncached read transactions
461	uint32_t m_cpt_write_transaction; // number of VCI write transactions
462
463	uint32_t m_cost_imiss_transaction; // cumulated duration for VCI IMISS transactions
464	uint32_t m_cost_dmiss_transaction; // cumulated duration for VCI DMISS transactions
465	uint32_t m_cost_unc_transaction; // cumulated duration for VCI UNC transactions
466	uint32_t m_cost_write_transaction; // cumulated duration for VCI WRITE transactions
467	uint32_t m_length_write_transaction; // cumulated length for VCI WRITE transactions
468
469	// TLB activity counters
470	uint32_t m_cpt_ins_tlb_read; // number of instruction tlb read
471	uint32_t m_cpt_ins_tlb_miss; // number of instruction tlb miss
472	uint32_t m_cpt_ins_tlb_write_et; // number of instruction tlb write ET
473
474	uint32_t m_cpt_data_tlb_read; // number of data tlb read
475	uint32_t m_cpt_data_tlb_miss; // number of data tlb miss
476	uint32_t m_cpt_data_tlb_write_et; // number of data tlb write ET
477	uint32_t m_cpt_data_tlb_write_dirty; // number of data tlb write dirty
478
479	uint32_t m_cost_ins_tlb_miss_frz; // number of frozen cycles related to instruction tlb miss
480	uint32_t m_cost_data_tlb_miss_frz; // number of frozen cycles related to data tlb miss
481
482	uint32_t m_cost_ins_waste_wait_frz; // number of frozen cycles related to ins wait coherence operate
483	uint32_t m_cost_ins_tlb_sw_frz; // number of frozen cycles related to ins context switch
484	uint32_t m_cost_ins_cache_flush_frz; // number of frozen cycles related to ins cache flush
485
486	uint32_t m_cpt_ins_tlb_cleanup; // number of ins tlb cleanup
487	uint32_t m_cost_data_waste_wait_frz; // number of frozen cycles related to data wait coherence operate
488	uint32_t m_cost_data_tlb_sw_frz; // number of frozen cycles related to data context switch
489	uint32_t m_cost_data_cache_flush_frz; // number of frozen cycles related to data cache flush
490
491	uint32_t m_cpt_itlbmiss_transaction; // number of itlb miss transactions
492	uint32_t m_cpt_itlb_write_transaction; // number of itlb write ET transactions
493	uint32_t m_cpt_dtlbmiss_transaction; // number of dtlb miss transactions
494	uint32_t m_cpt_dtlb_write_transaction; // number of dtlb write ET and dirty transactions
495
496	uint32_t m_cost_itlbmiss_transaction; // cumulated duration for VCI instruction TLB miss transactions
497	uint32_t m_cost_itlb_write_transaction; // cumulated duration for VCI instruction TLB write ET transactions
498	uint32_t m_cost_dtlbmiss_transaction; // cumulated duration for VCI data TLB miss transactions
499	uint32_t m_cost_dtlb_write_transaction; // cumulated duration for VCI data TLB write transactions
500
501	uint32_t m_cpt_cc_update; // number of coherence update packets
502	uint32_t m_cpt_cc_inval; // number of coherence inval packets
503	uint32_t m_cpt_cc_broadcast; // number of coherence broadcast packets
504
505	uint32_t m_cost_ins_tlb_inval_frz; // number of frozen cycles related to checking ins tlb invalidate
506	uint32_t m_cpt_ins_tlb_inval; // number of ins tlb invalidate
507
508	uint32_t m_cost_data_tlb_inval_frz; // number of frozen cycles related to checking data tlb invalidate
509	uint32_t m_cpt_data_tlb_inval; // number of data tlb invalidate
510
511	protected:
512	SC_HAS_PROCESS(VciCcVCacheWrapper2Ring);
513
514	public:
515	VciCcVCacheWrapper2Ring(
516	sc_module_name insname,
517	int proc_id,
518	const soclib::common::MappingTable &mtp,
519	const soclib::common::MappingTable &mtc,
520	const soclib::common::IntTab &initiator_index_rw,
521	const soclib::common::IntTab &initiator_index_c,
522	const soclib::common::IntTab &target_index,
523	size_t itlb_ways,
524	size_t itlb_sets,
525	size_t dtlb_ways,
526	size_t dtlb_sets,
527	size_t icache_ways,
528	size_t icache_sets,
529	size_t icache_words,
530	size_t dcache_ways,
531	size_t dcache_sets,
532	size_t dcache_words,
533	size_t write_buf_size );
534
535	~VciCcVCacheWrapper2Ring();
536
537	void print_cpi();
538	void print_stats();
539
540	private:
541	void transition();
542	void genMoore();
543
544	soclib_static_assert((int)iss_t::SC_ATOMIC == (int)vci_param::STORE_COND_ATOMIC);
545	soclib_static_assert((int)iss_t::SC_NOT_ATOMIC == (int)vci_param::STORE_COND_NOT_ATOMIC);
546	};
547
548	}}
549
550	#endif /* SOCLIB_CABA_VCI_CC_VCACHE_WRAPPER2_RING_H */
551
552	// Local Variables:
553	// tab-width: 4
554	// c-basic-offset: 4
555	// c-file-offsets:((innamespace . 0)(inline-open . 0))
556	// indent-tabs-mode: nil
557	// End:
558
559	// vim: filetype=cpp:expandtab:shiftwidth=4:tabstop=4:softtabstop=4
560
561
562
563

Note: See TracBrowser for help on using the repository browser.

Download in other formats:

Original Format