|
Last change
on this file since 368 was
347,
checked in by cfuguet, 11 years ago
|
|
Introducing dcache line invalidation mechanism in the boot_ioc_read
function, when using platform without cache coherency.
Introducing two parameters in the defs_platform.h file:
CACHE_COHERENCE
Equals to 0 when no cache coherency
CACHE_LINE_SIZE
Number of bytes in a cache line
- TODO: Use the config register of the cache models to get
this size
Adding new platform configuration file for the
caba_vgsb_xicu_mmu SOCLIB platform.
|
|
File size:
279 bytes
|
| Line | |
|---|
| 1 | #define NB_PROCS 4 |
|---|
| 2 | #define NB_CLUSTERS 1 |
|---|
| 3 | |
|---|
| 4 | #define IRQ_PER_PROC 1 |
|---|
| 5 | |
|---|
| 6 | #define CACHE_COHERENCE 0 |
|---|
| 7 | #define CACHE_LINE_SIZE 16//bytes |
|---|
| 8 | |
|---|
| 9 | #define ICU_BASE 0x00F00000 |
|---|
| 10 | #define IOC_BASE 0x00F10000 |
|---|
| 11 | #define VCIBD_BASE IOC_BASE |
|---|
| 12 | #define TTY_BASE 0x00F20000 |
|---|
Note: See
TracBrowser
for help on using the repository browser.
