Ignore:
Timestamp:
Oct 25, 2013, 5:35:50 PM (11 years ago)
Author:
bouyer
Message:

Simplify target FSM by doing register read and write in IDLE state,
when we read the request from the VCI port.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • trunk/modules/vci_spi/caba/source/include/vci_spi.h

    r551 r558  
    8080    sc_signal<uint8_t>                 r_ctrl_char_len; // number of bits in xfer
    8181
    82     sc_signal<uint8_t>                 r_txrx_addr;
    83 
    8482    sc_signal<uint32_t>                r_bit_count;
    8583    sc_signal<uint32_t>                r_clk_counter;
     
    105103    sc_signal<typename vci_param::trdid_t >     r_trdid;   // save trdid
    106104    sc_signal<typename vci_param::pktid_t >     r_pktid;   // save pktid
    107     sc_signal<typename vci_param::data_t >      r_tdata;   // save wdata
     105
     106    sc_signal<typename vci_param::data_t >      r_rdata;   // save reply
    108107
    109108    uint32_t*                          r_local_buffer;     // capacity is one block
     
    142141    enum {
    143142    T_IDLE              = 0,
    144     T_WRITE_TXRX        = 1,
    145     T_READ_TXRX         = 2,
    146     T_WRITE_CTRL        = 3,
    147     T_READ_CTRL         = 4,
    148     T_WRITE_DIVIDER     = 5,
    149     T_READ_DIVIDER      = 6,
    150     T_WRITE_SS          = 7,
    151     T_READ_SS           = 8,
    152     T_WRITE_ERROR       = 9,
    153     T_READ_ERROR        = 10,
     143    T_RSP_READ          = 1,
     144    T_RSP_WRITE         = 2,
     145    T_ERROR_READ        = 3,
     146    T_ERROR_WRITE       = 4
    154147    };
    155148
Note: See TracChangeset for help on using the changeset viewer.