Ignore:
Timestamp:
Jul 4, 2014, 4:27:50 PM (10 years ago)
Author:
cfuguet
Message:

tsar_generic_leti: IRQ.Memc

  • Memory cache interrupt is connected on hwi[8] of all XICUs.
File:
1 edited

Legend:

Unmodified
Added
Removed
Note: See TracChangeset for help on using the changeset viewer.