Ignore:
Timestamp:
Dec 17, 2013, 1:45:08 PM (10 years ago)
Author:
cfuguet
Message:

Adding IRQ from memory cache for error signalization.

In the tsar_xbar_generic platform, the IRQ has been
connected to the port HWI 30.

In the tsar_mono_mmu, the IRQ has been connected to
the port HWI 2.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • trunk/platforms/tsar_mono_mmu/top.cpp

    r599 r602  
    225225        sc_signal<bool> signal_icu_irq0("signal_icu_irq0");
    226226        sc_signal<bool> signal_icu_irq1("signal_icu_irq1");
     227        sc_signal<bool> signal_icu_irq2("signal_icu_irq2");
    227228
    228229        soclib::common::Loader loader("test.elf");
     
    357358        vcixicu->p_hwi[0](signal_icu_irq0);
    358359        vcixicu->p_hwi[1](signal_icu_irq1);
     360        vcixicu->p_hwi[2](signal_icu_irq2);
    359361        vcixicu->p_irq[0](signal_proc0_it0);
    360362        vcixicu->p_irq[1](signal_proc0_it1);
     
    424426        memc->p_clk(signal_clk);
    425427        memc->p_resetn(signal_resetn);
     428        memc->p_irq(signal_icu_irq2);
    426429        memc->p_vci_tgt(signal_vci_tgt_memc);
    427430        memc->p_dspin_p2m(signal_dspin_p2m_memc);
Note: See TracChangeset for help on using the changeset viewer.