- Timestamp:
- Feb 21, 2012, 7:55:14 PM (12 years ago)
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
trunk/modules/vci_mem_cache_v4/caba/source/include/vci_mem_cache_v4.h
r184 r200 146 146 WRITE_NEXT, 147 147 WRITE_DIR_LOCK, 148 WRITE_DIR_ HIT_READ,148 WRITE_DIR_READ, 149 149 WRITE_DIR_HIT, 150 150 WRITE_UPT_LOCK, 151 WRITE_ HEAP_LOCK,151 WRITE_UPT_HEAP_LOCK, 152 152 WRITE_UPT_REQ, 153 WRITE_UP DATE,153 WRITE_UPT_NEXT, 154 154 WRITE_UPT_DEC, 155 155 WRITE_RSP, 156 WRITE_TRT_LOCK, 157 WRITE_TRT_DATA, 158 WRITE_TRT_SET, 156 WRITE_MISS_TRT_LOCK, 157 WRITE_MISS_TRT_DATA, 158 WRITE_MISS_TRT_SET, 159 WRITE_MISS_XRAM_REQ, 160 WRITE_BC_TRT_LOCK, 161 WRITE_BC_UPT_LOCK, 162 WRITE_BC_DIR_INVAL, 163 WRITE_BC_CC_SEND, 164 WRITE_BC_XRAM_REQ, 159 165 WRITE_WAIT, 160 WRITE_XRAM_REQ,161 WRITE_TRT_WRITE_LOCK,162 WRITE_INVAL_LOCK,163 WRITE_DIR_INVAL,164 WRITE_INVAL,165 WRITE_XRAM_SEND,166 166 }; 167 167 … … 211 211 SC_DIR_HIT_WRITE, 212 212 SC_UPT_LOCK, 213 SC_WAIT, 214 SC_HEAP_LOCK, 213 SC_UPT_HEAP_LOCK, 215 214 SC_UPT_REQ, 216 215 SC_UPT_NEXT, 217 SC_ TRT_PUT_LOCK,218 SC_ INVAL_LOCK,219 SC_ DIR_INVAL,220 SC_ INVAL,221 SC_ TRT_PUT_REQ,216 SC_BC_TRT_LOCK, 217 SC_BC_UPT_LOCK, 218 SC_BC_DIR_INVAL, 219 SC_BC_CC_SEND, 220 SC_BC_XRAM_REQ, 222 221 SC_RSP_FAIL, 223 222 SC_RSP_SUCCESS, 224 SC_TRT_GET_LOCK, 225 SC_TRT_GET_SET, 226 SC_TRT_GET_REQ, 223 SC_MISS_TRT_LOCK, 224 SC_MISS_TRT_SET, 225 SC_MISS_XRAM_REQ, 226 SC_WAIT, 227 227 }; 228 228 … … 473 473 sc_signal<data_t> *r_write_data; // data (one cache line) 474 474 sc_signal<be_t> *r_write_be; // one byte enable per word 475 sc_signal<bool> r_write_byte; // is it a byte write475 sc_signal<bool> r_write_byte; // (BE != 0X0) and (BE != 0xF) 476 476 sc_signal<bool> r_write_is_cnt; // is_cnt bit (in directory) 477 477 sc_signal<bool> r_write_lock; // lock bit (in directory)
Note: See TracChangeset
for help on using the changeset viewer.